

Individual Learning Program

MICROPROCESSORS

Appendix A DEFINITION OF THE EXECUTABLE INSTRUCTIONS

EE-3401

Courtesy of Motorola Semiconductor Products Inc.

| | | _ |
|--|--|---------------|
| | | |
| | | ~ |
| | | |
| | | _ |
| | | |
| | | |
| | | _ |
| | | |
| | | _ |
| | | |
| | | _ |
| | | _ |
| | | |
| | | _ |
| | | _ |
| | | _ |
| | | |
| | | - |
| | | _ |
| | | _ |
| | | |
| | | _ |
| | | $\overline{}$ |
| | | |
| | | _ |
| | | |

APPENDIX A Definition of the Executable Instructions

A.1 Nomenclature

An

Bn

| e fol | lowing nom | menclature is used in the subsequent definitions. | |
|-------|--------------|--|---------------|
| (a |) Operato | ors | |
| • | () | = contents of | |
| | ← | = is transferred to | |
| | ↑ | = "is pulled from stack" | |
| | \downarrow | = "is pushed into stack" | |
| | • | = Boolean AND | |
| | 0 | = Boolean (Inclusive) OR | |
| | \oplus | = Exclusive OR | |
| | ≈ | = Boolean NOT | |
| (b | _ | rs in the MPU | |
| | ACCA | = Accumulator A | |
| | ACCB ACCX | | |
| | | | |
| | CC | = Condition codes register | |
| | IX | = Index register, 16 bits | |
| | IXH | Index register, higher order 8 bits | |
| | IXL | Index register, lower order 8 bits | |
| | PC | = Program counter, 16 bits | |
| | PCH | Program counter, higher order 8 bits | |
| | PCL | Program counter, lower order 8 bits | |
| | SP | = Stack pointer | |
| | SPH | = Stack pointer high | |
| | SPL | Stack pointer low | |
| (c) | - | and Addressing | |
| | M | = A memory location (one byte) | |
| | M +1 | = The byte of memory at 0001 plus the address of the memory location | indi- |
| | D | cated by "M." | 14 |
| | Rel | = Relative address (i.e. the two's complement number stored in the second | byte |
| (d | N Bits O th | of machine code corresponding to a branch instruction). hru 5 of the Condition Codes Register | |
| (d | _ | _ | — 0 |
| | | • | — 1 |
| | | | <u> </u> |
| | | | — 3 |
| | | | — 4 |
| | | · · · · · · · · · · · · · · · · · · · | 5 |
| (e) | | of Individual Bits BEFORE Execution of an Instruction | |

= Bit n of ACCA (n=7,6,5,...,0)

= Bit n of ACCB (n=7,6,5,...,0)

IXHn = Bit n of IXH (n=7,6,5,...,0)

IXLn = Bit n of IXL (n=7,6,5,...,0)

Mn = Bit n of M (n=7,6,5,...,0)

SPHn = Bit n of SPH (n=7,6,5,...,0)

SPLn = Bit n of SPL (n=7,6,5,...,0)

Xn = Bit n of ACCX (n=7,6,5,...,0)

- (f) Status of Individual Bits of the RESULT of Execution of an Instruction
 - (i) For 8-bit Results

Rn = Bit n of the result (n = 7,6,5,...,0)

This applies to instructions which provide a result contained in a single byte of memory or in an 8-bit register.

(ii) For 16-bit Results

RHn = Bit n of the more significant byte of the result (n = 7,6,5,...,0)

RLn = Bit n of the less significant byte of the result (n = 7,6,5,...,0)

This applies to instructions which provide a result contained in two consecutive bytes of memory or in a 16-bit register.

A.2 Executable Instructions (definition of)

Detailed definitions of the 72 executable instructions of the source language are provided on the following pages.



Add Accumulator B to Accumulator A

ABA

Operation:

 $ACCA \leftarrow (ACCA) + (ACCB)$

Description:

Adds the contents of ACCB to the contents of ACCA and places the result in

ACCA.

Condition Codes:

H: Set if there was a carry from bit 3; cleared otherwise.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if there was two's complement overflow as a result of the operation; cleared otherwise.

C: Set if there was a carry from the most significant bit of the result; cleared otherwise.

Boolean Formulae for Condition Codes:

 $H = A_3 \cdot B_3 + B_3 \cdot \overline{R}_3 + \overline{R}_3 \cdot A_3$

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

 $V = A_7 \cdot B_7 \cdot \overline{R}_7 + \overline{A}_7 \cdot \overline{B}_7 \cdot R_7$ $C = A_7 \cdot B_7 + B_7 \cdot \overline{R}_7 + \overline{R}_7 \cdot A_7$

| | | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| Inherent | 2 | 1 | 1B | 033 | 027 |

ADC

Add with Carry

Operation:

 $ACCX \leftarrow (ACCX) + (M) + (C)$

Description:

Adds the contents of the C bit to the sum of the contents of ACCX and M, and

places the result in ACCX.

Condition Codes: H

H Set if there was a carry from bit 3; cleared otherwise.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if there was two's complement overflow as a result of the operation;

cleared otherwise.

C: Set if there was a carry from the most significant bit of the result; cleared otherwise.

Boolean Formulae for Condition Codes:

 $H = X_3 \cdot M_3 + M_3 \cdot \overline{R}_3 + \overline{R}_3 \cdot X_3$

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

 $V = X_7 \cdot M_7 \cdot \overline{R}_7 + \overline{X}_7 \cdot \overline{M}_7 \cdot R_7$

 $C = X_7 \cdot M_7 + M_7 \cdot \overline{R}_7 + \overline{R}_7 \cdot X_7$

Addressing Formats:

See Table A-1

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/decimal):

(DUAL OPERAND)

| | | Number of | Coding of First (or only) byte of machine code | | | |
|-----|---------------|--------------------------------|--|------|------|------|
| | essing des | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| A I | IMM | 2 | 2 | 89 | 211 | 137 |
| Α | DIR | 3 | 2 | 99 | 231 | 153 |
| A | EXT | 4 | 3 | B9 | 271 | 185 |
| Α | IND | 5 | 2 | A9 | 251 | 169 |
| В | IMM | 2 | 2 | C9 | 311 | 201 |
| В | DIR | 3 | 2 | D9 | 331 | 217 |
| В | EXT | 4 | 3 | F9 | 371 | 249 |
| В | IND | 5 | 2 | E9 | 351 | 233 |



Add Without Carry

ADD

Operation:

 $ACCX \leftarrow (ACCX) + (M)$

Description:

Adds the contents of ACCX and the contents of M and places the result in ACCX.

Condition Codes:

H: Set if there was a carry from bit 3; cleared otherwise.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if there was two's complement overflow as a result of the operation; cleared otherwise.

C: Set if there was a carry from the most significant bit of the result; cleared otherwise.

Boolean Formulae for Condition Codes:

$$H = X_3 \cdot M_3 + M_3 \cdot \overline{R}_3 + \overline{R}_3 \cdot X_3$$

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

 $V = X_7 \cdot M_7 \cdot \overline{R}_7 + \overline{X}_7 \cdot \overline{M}_7 \cdot R_7$

 $C = X_7 \cdot M_7 + M_7 \cdot \overline{R}_7 + \overline{R}_7 \cdot X_7$

Addressing Formats:

See Table A-1

| | | | Number of | Coding of First (or only) byte of machine code | | |
|---|----------------|--------------------------------|-----------------------|--|------|------|
| | essing odes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| Α | IMM | 2 | 2 | 8B | 213 | 139 |
| Α | DIR | 3 | 2 | 9B | 233 | 155 |
| A | EXT | 4 | 3 | BB | 273 | 187 |
| Α | IND | 5 | 2 | AB | 253 | 171 |
| В | IMM | 2 | 2 | СВ | 313 | 203 |
| В | DIR | 3 | 2 | DB | 333 | 219 |
| В | EXT | 4 | 3 | FB | 373 | 251 |
| В | IND | 5 | 2 | EB | 353 | 235 |

AND

Logical AND

Operation:

 $ACCX \leftarrow (ACCX) \cdot (M)$

Description:

Performs logical "AND" between the contents of ACCX and the contents of M and places the result in ACCX. (Each bit of ACCX after the operation will be the logical

"AND" of the corresponding bits of M and of ACCX before the operation.)

Condition Codes: H:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

V = 0

Addressing Formats:

See Table A-1


| | | | Number of | Coding of First (| | | |
|---|---------------|--------------------------------|-----------------------|-------------------|------|------|--|
| | essing des | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. | |
| A | IMM | 2 | 2 | 84 | 204 | 132 | |
| Α | DIR | 3 | 2 | 94 | 224 | 148 | |
| Α | EXT | 4 | 3 | B4 | 264 | 180 | |
| Α | IND | 5 | 2 | A4 | 244 | 164 | |
| В | IMM | 2 | 2 | C4 | 304 | 196 | |
| В | DIR | 3 | 2 | D4 | 324 | 212 | |
| В | EXT | 4 | 3 | F4 | 364 | 244 | |
| В | IND | 5 | 2 | E4 | 344 | 228 | |



Arithmetic Shift Left

ASL

Operation:



Description:

Shifts all bits of the ACCX or M one place to the left. Bit 0 is loaded with a zero. The

C bit is loaded from the most significant bit of ACCX or M.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if, after the completion of the shift operation, EITHER (N is set and C is cleared) OR (N is cleared and C is set); cleared otherwise.

C: Set if, before the operation, the most significant bit of the ACCX or M was set; cleared otherwise.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

 $V = N \oplus C = [N \cdot \overline{C}] \odot [\overline{N} \cdot C]$

(the foregoing formula assumes values of N and C after the shift operation)

 $C = M_7$

Addressing Formats


See Table A-3

| | _ | Number of | | of First (of machine | |
|---------------------|--------------------------------|-----------------------|------|--------------------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| Α | 2 | 1 | 48 | 110 | 072 |
| В | 2 | 1 | 58 | 130 | 088 |
| EXT | 6 | 3 | 78 | 170 | 120 |
| IND | 7 | 2 | 68 | 150 | 104 |

ASR

Arithmetic Shift Right

Operation:



Description:

Shifts all bits of ACCX or M one place to the right. Bit 7 is held constant. Bit 0 is

loaded into the C bit.

Condition Codes:

H: Not affected.

1: Not affected.

N: Set if the most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if, after the completion of the shift operation, EITHER (N is set and C is cleared) OR (N is cleared and C is set); cleared otherwise.

C: Set if, before the operation, the least significant bit of the ACCX or M was set; cleared otherwise.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

 $V = N \oplus C = [N \cdot \overline{C}] \odot [\overline{N} \cdot C]$

(the foregoing formula assumes values of N and C after the shift operation)

 $C = M_0$

Addressing Formats:

See Table A-3

| Address | | Coding of First (or o byte of machine co | | | |
|---------------------|--------------------------------|--|------|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| Α | 2 | 1 | 47 | 107 | 071 |
| В | 2 | 1 | 57 | 127 | 087 |
| EXT | 6 | 3 | 77 | 167 | 119 |
| IND | 7 | 2 | 67 | 147 | 103 |



Branch if Carry Clear

BCC

Operation:

 $PC \leftarrow (PC) + 0002 + Rel if (C) = 0$

Description:

Tests the state of the C bit and causes a branch if C is clear.

See BRA instruction for further details of the execution of the branch.

Condition Codes: Not affected.

Addressing Formats:

See Table A-8.

| | | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| REL | 4 | 2 | 24 | 044 | 036 |



BCS

Branch if Carry Set

Operation:

PC ← (PC) + 0002 + Rel if (C)=1

Description:

Tests the state of the C bit and causes a branch if C is set.

See BRA instruction for further details of the execution of the branch.

Condition Codes: Not affected.

Addressing Formats:

See Table A-8.

| | Execution Time (No. of cycles) | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|-----------------------------------|-----------------------|--|------|------|
| Addressing Modes | | bytes of machine code | HEX. | ост. | DEC. |
| REL | 4 | 2 | 25 | 045 | 037 |



Branch if Equal

BEQ

Operation:

 $PC \leftarrow (PC) + 0002 + Rel if (Z)=1$

Description:

Tests the state of the Z bit and causes a branch if the Z bit is set.

See BRA instruction for further details of the execution of the branch.

Condition Codes: Not affected.

Addressing Formats:

See Table A-8.

| | _ | Number of | | of First (f machine | |
|---------------------|--------------------------------|-----------------------|------|-------------------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| REL | 4 | 2 | 27 | 047 | 039 |

BGE

Branch if Greater than or Equal to Zero

Operation:

 $PC \leftarrow (PC) + 0002 + Rel if (N) \oplus (V) = 0$

i.e. if $(ACCX) \ge (M)$

(Two's complement numbers)

Description:

Causes a branch if (N is set and V is set) OR (N is clear and V is clear).

If the BGE instruction is executed immediately after execution of any of the instructions CBA, CMP, SBA, or SUB, the branch will occur if and only if the two's complement number represented by the minuend (i.e. ACCX) was greater than or equal to the two's complement number represented by the subtrahend (i.e. M).

See BRA instruction for details of the branch.

Condition Codes:

Not affected.

Addressing Formats:

See Table A-8.

| | | Number of | | (or only) e code | |
|---------------------|--------------------------------|-----------------------|------|---------------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| REL | 4 | 2 | 2C | 054 | 044 |

Branch if Greater than Zero

BGT

Operation:

 $PC \leftarrow (PC) + 0002 + Rel if (Z) \bigcirc [(N) \oplus (V)] = 0$

i.e. if (ACCX) > (M)

(two's complement numbers)

Description:

Causes a branch if [Z is clear] AND [(N is set and V is set) OR (N is clear and V is

clear)].

If the BGT instruction is executed immediately after execution of any of the instructions CBA, CMP, SBA, or SUB, the branch will occur if and only if the two's complement number represented by the minuend (i.e. ACCX) was greater than

the two's complement number represented by the subtrahend (i.e. M).

See BRA instruction for details of the branch.

Condition Codes: Not affected.

Addressing Formats:

See Table A-8.

| | _ | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| REL | 4 | 2 | 2E | 056 | 046 |

BHI

Branch if Higher

Operation:

 $PC \leftarrow (PC) + 0002 + Rel if (C) \cdot (Z) = 0$

i.e. if (ACCX) > (M)

(unsigned binary numbers)

Description:

Causes a branch if (C is clear) AND (Z is clear).

If the BHI instruction is executed immediately after execution of any of the instructions CBA, CMP, SBA, or SUB, the branch will occur if and only if the unsigned binary number represented by the minuend (i.e. ACCX) was greater than the unsigned binary number represented by the subtrahend (i.e. M).

See BRA instruction for details of the execution of the branch.

Condition Codes:

Not affected.

Addressing Formats:

See Table A-8.

| | | Number of | | of First (of machine | |
|---------------------|--------------------------------|-----------------------|-----------|--------------------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. OCT. | | DEC. |
| REL | 4 | 2 | 22 | 042 | 034 |



Bit Test

BIT

Operation:

(ACCX) · (M)

Description:

Performs the logical "AND" comparison of the contents of ACCX and the contents of M and modifies condition codes accordingly. Neither the contents of ACCX or M operands are affected. (Each bit of the result of the "AND" would be the logical "AND" of the corresponding bits of M and ACCX.)

Condition Codes: H:

H: Not affected.

: Not affected.

N: Set if the most significant bit of the result of the "AND" would be set; cleared otherwise.

Z: Set if all bits of the result of the "AND" would be cleared; cleared otherwise.

V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

V = 0

Addressing Formats:

See Table A-1.

| | | | Number of | Coding of First (or only) byte of machine code | | |
|---|-----------------|--------------------------------|-----------------------|--|------|------|
| | ressing odes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| Α | IMM | 2 | 2 | 85 | 205 | 133 |
| Α | DIR | 3 | 2 | 95 | 225 | 149 |
| Α | EXT | 4 | 3 | B5 | 265 | 181 |
| Α | IND | 5 | 2 | A5 | 245 | 165 |
| В | IMM | 2 | 2 | C5 | 305 | 197 |
| В | DIR | 3 | 2 | D5 | 325 | 213 |
| В | EXT | 4 | 3 | F5 | 365 | 245 |
| В | IND | 5 | 2 | E5 | 345 | 229 |

BLE

Branch if Less than or Equal to Zero

Operation:

 $PC \leftarrow (PC) + 0002 + Rel if (Z) \bigcirc [(N) \oplus (V)] = 1$

i.e. if $(ACCX) \leq (M)$

(two's complement numbers)

Description:

Causes a branch if [Z is set] OR [(N is set and V is clear) OR (N is clear and V is

set)].

If the BLE instruction is executed immediately after execution of any of the instructions CBA, CMP, SBA, or SUB, the branch will occur if and only if the two's complement number represented by the minuend (i.e. ACCX) was less then or equal to the two's complement number represented by the subtrahend (i.e. M).

See BRA instruction for details of the branch.

Condition Codes: Not affected.

Addressing Formats:

See Table A-8.

| | _ | Coding of First Number of byte of machin | | | | |
|------------------|--------------------------------|--|----------|-----|------|--|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | bytes of | | DEC. | |
| REL | 4 | 2 | 2F | 057 | 047 | |

Branch if Lower or Same

BLS

Operation:

 $PC \leftarrow (PC) + 0002 + Rel \text{ if } (C) \bigcirc (Z) = 1$

i.e. if $(ACCX) \leq (M)$

(unsigned binary numbers)

Description:

Causes a branch if (C is set) OR (Z is set).

If the BLS instruction is executed immediately after execution of any of the instructions CBA, CMP, SBA, or SUB, the branch will occur if and only if the unsigned binary number represented by the minuend (i.e. ACCX) was less than or equal to the unsigned binary number represented by the subtrahend (i.e. M).

See BRA instruction for details of the execution of the branch.

Condition Codes:

Not affected.

Addressing Formats:

See Table A-8.

| Add | | Number of | | of First (of machine | |
|---------------------|--------------------------------|-----------------------|----------|--------------------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. OCT | | DEC. |
| REL | 4 | 2 | 23 | 043 | 035 |

BLT

Branch if Less than Zero

Operation:

 $PC \leftarrow (PC) + 0002 + Rel if (N) \oplus (V) = 1$

i.e. if (ACCX) < (M)

(two's complement numbers)

Description:

Causes a branch if (N is set and V is clear) OR (N is clear and V is set).

If the BLT instruction is executed immediately after execution of any of the instructions CBA, CMP, SBA, or SUB, the branch will occur if and only if the two's complement number represented by the minuend (i.e. ACCX) was less than the

two's complement number represented by the subtrahend (i.e. M).

See BRA instruction for details of the branch.

Condition Codes:

Not affected.

Addressing Formats:

See Table A-8.

| | | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| REL | 4 | 2 | 2D | 055 | 045 |



Branch if Minus

BMI

Operation:

PC← (PC) + 0002 + Rel if (N) =1

Description:

Tests the state of the N bit and causes a branch if N is set.

See BRA instruction for details of the execution of the branch.

Condition Codes: Not affected.

Addressing Formats:

See Table A-8.

| | _ | Number of | | of First (f machine | |
|---------------------|--------------------------------|-----------------------|-----------|-------------------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. OCT. | | DEC. |
| REL | 4 | 2 | 2B | 053 | 043 |



BNE

Branch if Not Equal

Operation:

 $PC \leftarrow (PC) + 0002 + Rel if (Z) = 0$

Description:

Tests the state of the Z bit and causes a branch if the Z bit is clear.

See BRA instruction for details of the execution of the branch.

Condition Codes:

Not affected.

Addressing Formats:

See Table A-8.

| | _ | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| REL | 4 | 2 | 26 | 046 | 038 |



Branch if Plus

BPL

Operation:

PC ← (PC) + 0002 + Rel if (N) =0

Description:

Tests the state of the N bit and causes a branch if N is clear.

See BRA instruction for details of the execution of the branch.

Condition Codes: Not affected.

Addressing Formats:

See Table A-8.

| | | Number of | Coding byte o | of First (f machine | or only) e code |
|---------------------|--------------------------------|-----------------------|---------------|-------------------------|--------------------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. OCT. | | DEC. |
| REL | 4 | 2 | 2A | 052 | 042 |

BRA

Branch Always

Operation:

PC ← (PC) + 0002 + Rei

Description:

Unconditional branch to the address given by the foregoing formula, in which R is the relative address stored as a two's complement number in the second byte of

machine code corresponding to the branch instruction.

Note: The source program specifies the destination of any branch instruction by its absolute address, either as a numerical value or as a symbol or expression which can be numerically evaluated by the assembler. The assembler obtains the relative address R from the absolute address and the current value of the program

counter PC.

Condition Codes: Not affected.

Addressing Formats:

See Table A-8.

| | | Number of | | of First (| |
|---------------------|--------------------------------|-----------------------|----|------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | | | DEC. |
| REL | 4 | 2 | 20 | 040 | 032 |

Branch to Subroutine

BSR

Operation:

$$PC \leftarrow (PC) + 0002$$

Description:

The program counter is incremented by 2. The less significant byte of the contents of the program counter is pushed into the stack. The stack pointer is then decremented (by 1). The more significant byte of the contents of the program counter is then pushed into the stack. The stack pointer is again decremented (by

1). A branch then occurs to the location specified by the program.

See BRA instruction for details of the execution of the branch.

Condition Codes: Not affected.

Addressing Formats:

See Table A-8.

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/decimal):

| | | Number of | | of First (| |
|---------------------|--------------------------------|-----------------------|-----------|------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. OCT. | | DEC. |
| REL 8 | | 2 | 8D | 215 | 141 |

BRANCH TO SUBROUTINE EXAMPLE

| | | | Memory | Machine | Assembler Language | | age |
|----|--------|-------------|----------|------------|--------------------|----------|---------|
| | | | Location | Code (Hex) | Label | Operator | Operand |
| A. | Before | | | | | | |
| | PC | ← | \$1000 | 8D | | BSR | CHARLI |
| | | | \$1001 | 50 | | | |
| | SP | ← | \$EFFF | | | | |
| | | | | | | | |
| В. | After | | | | | | |
| | PC | | \$1052 | ** | CHARLI | *** | **** |
| | SP | ← | \$EFFD | | | | |
| | | | \$EFFE | 10 | | | |
| | | | \$EFFF | 02 | | | |

BVC

Branch if Overflow Clear

Operation:

 $PC \leftarrow (PC) + 0002 + Rel if (V) = 0$

Description:

Tests the state of the V bit and causes a branch if the V bit is clear.

See BRA instruction for details of the execution of the branch.

Condition Codes: Not affected.

Addressing Formats:

See Table A-8.

| | | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | | | ост. | DEC. |
| REL | 4 | 2 | 28 | 050 | 040 |



Branch if Overflow Set

BVS

Operation:

 $PC \leftarrow (PC) + 0002 + Rel if (V) = 1$

Description:

Tests the state of the V bit and causes a branch if the V bit is set.

See BRA instruction for details of the execution of the branch.

Condition Codes: Not affected.

Addressing Formats:

See Table A-8.

| | | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| REL | 4 | 2 . | 29 | 051 | 041 |

CBA

Compare Accumulators

Operation:

(ACCA) - (ACCB)

Description:

Compares the contents of ACCA and the contents of ACCB and sets the condition codes, which may be used for arithmetic and logical conditional branches. Both operands are unaffected.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if the most significant bit of the result of the subtraction would be set; cleared otherwise.

Z: Set if all bits of the result of the subtraction would be cleared; cleared otherwise.

V: Set if the subtraction would cause two's complement overflow; cleared otherwise.

C: Set if the subtraction would require a borrow into the most significant bit of the result; clear otherwise.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

 $V = A_7 \cdot \overline{B}_7 \cdot \overline{R}_7 + \overline{A}_7 \cdot B_7 \cdot R_7$

 $C = \overline{A}_7 \cdot B_7 + B_7 \cdot R_7 + R_7 \cdot \overline{A}_7$

| | | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| INHERENT | 2 | 1 | 11 | 021 | 017 |

Clear Carry

CLC

Operation:

C bit \leftarrow 0

Description:

Clears the carry bit in the processor condition codes register.

Condition Codes: H:

H: Not affected.

I: Not affected.N: Not affected.Z: Not affected.V: Not affected.

C: Cleared

Boolean Formulae for Condition Codes:

C = 0

| | | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|--------------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| INHERENT | 2 | 1 | ОС | 014 | 012 |

CLI

Clear Interrupt Mask

Operation:

I bit \leftarrow 0

Description:

Clears the interrupt mask bit in the processor condition codes register. This enables the microprocessor to service an interrupt from a peripheral device if

signalled by a high state of the "Interrupt Request" control input.

Condition Codes:

H: Not affected.

I: Cleared.

N: Not affected.Z: Not affected.

V: Not affected.C: Not affected.

Boolean Formulae for Condition Codes:

I = 0

| | | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| INHERENT | 2 | 1 | 0E | 016 | 014 |



Clear

Operation: $ACCX \leftarrow 00$ or: $M \leftarrow 00$

Description: The contents of ACCX or M are replaced with zeros.

Condition Codes: H: Not affected.

I: Not affected.N: ClearedZ: Set

V: Cleared C: Cleared

Boolean Formulae for Condition Codes:

N = 0

Z = 1

V = 0

C = 0

Addressing Formats:

See Table A-3.

| | | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| A | 2 | 1 | 4F | 117 | 079 |
| В | 2 | 1 | 5F | 137 | 095 |
| EXT | 6 | 3 | 7F | 177 | 127 |
| IND | 7 | 2 | 6F | 157 | 111 |

CLV

Clear Two's Complement Overflow Bit

Operation:

V bit ← 0

Description:

Clears the two's complement overflow bit in the processor condition codes

register.

Condition Codes: H:

H: Not affected.

I: Not affected.
N: Not affected.
Z: Not affected.

V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

V = 0

| Addressing Modes | Execution Time (No. of cycles) | Number of bytes of machine code | | Coding of First (or only) byte of machine code | | |
|---------------------|-----------------------------------|---------------------------------------|------|--|------|--|
| | | | HEX. | ост. | DEC. | |
| INHERENT | 2 | 1 | 0A | 012 | 010 | |

CMP



Compare

Operation:

(ACCX) - (M)

Description:

Compares the contents of ACCX and the contents of M and determines the condition codes, which may be used subsequently for controlling conditional branching. Both operands are unaffected.

Condition Codes:

H: Not affected.

Not affected.

N: Set if the most significant bit of the result of the subtraction would be set; cleared otherwise.

Z: Set if all bits of the result of the subtraction would be cleared; cleared otherwise.

V: Set if the subtraction would cause two's complement overflow; cleared otherwise.

C: Carry is set if the absolute value of the contents of memory is larger than the absolute value of the accumulator; reset otherwise.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

 $V = X_7 \cdot \overline{M}_7 \cdot \overline{R}_7 + \overline{X}_7 \cdot M_7 \cdot R_7$

 $C = \overline{X}_7 \cdot M_7 + M_7 \cdot R_7 + R_7 \cdot \overline{X}_7$

Addressing Formats:

See Table A-1.

| | | Number of | Coding of First (or only) byte of machine code | | |
|--------------------|-------------------------------------|-----------------------|--|------|------|
| Addressin Modes | g Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| A IMM | 2 | 2 | 81 | 201 | 129 |
| A DIR | 3 | 2 | 91 | 221 | 145 |
| A EXT | 4 | 3 | B1 | 261 | 177 |
| A IND | 5 | 2 | A1 | 241 | 161 |
| B IMM | 2 | 2 | C1 | 301 | 193 |
| B DIR | 3 | 2 | D1 | 321 | 209 |
| B EXT | 4 | 3 | F1 | 361 | 241 |
| B IND | 5 | 2 | E1 | 341 | 225 |

COM

Complement

Operation:

 $ACCX \leftarrow \approx (ACCX) = FF - (ACCX)$

or:

 $M \leftarrow \approx (M) = FF - (M)$

Description:

Replaces the contents of ACCX or M with its one's complement. (Each bit of the

contents of ACCX or M is replaced with the complement of that bit.)

Condition Codes: H:

H: Not affected.

l: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Cleared.

C: Set.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

V = 0

C = 1

Addressing Formats:

See Table A-3.

| | _ | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| A | 2 | 1 | 43 | 103 | 067 |
| В | 2 | 1 | 53 | 123 | 083 |
| EXT | 6 | 3 | 73 | 163 | 115 |
| IND | 7 | 2 | 63 | 143 | 099 |



Compare Index Register

CPX

Operation:

(IXL) - (M+1)

(IXH) - (M)

Description:

The more significant byte of the contents of the index register is compared with the contents of the byte of memory at the address specified by the program. The less significant byte of the contents of the index register is compared with the contents of the next byte of memory, at one plus the address specified by the program. The Z bit is set or reset according to the results of these comparisons, and may be used subsequently for conditional branching.

The N and V bits, though determined by this operation, are not intended for

conditional branching.

The C bit is not affected by this operation.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if the most significant bit of the result of the subtraction from the more significant byte of the index register would be set; cleared otherwise.

Z: Set if all bits of the results of both subtractions would be cleared; cleared otherwise.

V: Set if the subtraction from the more significant byte of the index register would cause two's complement overflow; cleared otherwise.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = RH_7$

 $Z = (\overline{RH_7} \cdot \overline{RH_6} \cdot \overline{RH_5} \cdot \overline{RH_4} \cdot \overline{RH_3} \cdot \overline{RH_2} \cdot \overline{RH_1} \cdot \overline{RH_0}) \cdot (\overline{RL_7} \cdot \overline{RL_6} \cdot \overline{RL_5} \cdot \overline{RL_4} \cdot \overline{RL_3} \cdot \overline{RL_2} \cdot \overline{RL_1} \cdot \overline{RL_0})$ $V = IXH_7 \cdot \overline{M_7} \cdot \overline{RH_7} + \overline{IXH_7} \cdot \overline{M_7} \cdot \overline{RH_7}$

Addressing Formats:

See Table A-5.

| | _ | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| IMM | 3 | 3 | 8C | 214 | 140 |
| DIR | 4 | 2 | 9C | 234 | 156 |
| EXT | 5 | 3 | BC | 274 | 188 |
| IND | 6 | 2 | AC | 254 | 172 |



DAA

Decimal Adjust ACCA

Operation:

Adds hexadecimal numbers 00, 06, 60, or 66 to ACCA, and may also set the carry bit, as indicated in the following table:

| State of C-bit before DAA (Col. 1) | Upper Half-byte (bits 4-7) (Col. 2) | Initial Half-carry H-bit (Col.3) | Lower to ACCA (bits 0-3) (Col. 4) | Number Added after by DAA (Col. 5) | State of C-bit DAA (Col. 6) |
|--|--|---|--|--|--------------------------------------|
| 0 | 0-9 | 0 | 0-9 | 00 | 0 |
| 0 | 0-8 | 0 | A-F | 06 | 0 |
| 0 | 0-9 | 1 | 0-3 | 06 | 0 |
| 0 | A-F | 0 | 0-9 | 60 | 1 |
| 0 | 9-F | 0 | A-F | 66 | 1 · |
| 0 | A-F | 1 | 0-3 | 66 | 1 |
| 1 | 0-2 | 0 | 0-9 | 60 | 1 |
| 1 | 0-2 | 0 | A-F | 66 | 1 |
| 1 | 0-3 | 1 | 0-3 | 66 | 1 |

Note: Columns (1) through (4) of the above table represent all possible cases which can result from any of the operations ABA, ADD, or ADC, with initial carry either set or clear, applied to two binary-coded-decimal operands. The table shows hexadecimal values.

Description: If the contents of ACCA and the state of the carry-borrow bit C and the half-carry bit H are all the result of applying any of the operations ABA, ADD, or ADC to binary-codeddecimal operands, with or without an initial carry, the DAA operation will function as follows.

> Subject to the above condition, the DAA operation will adjust the contents of ACCA and the C bit to represent the correct binary-coded-decimal sum and the correct state of the carry.

Condition Codes: H: Not affected.

- 1: Not affected.
- N: Set if most significant bit of the result is set; cleared otherwise.
- Z: Set if all bits of the result are cleared; cleared otherwise.
- Not defined.
- Set or reset according to the same rule as if the DAA and an immediately preceding ABA, ADD, or ADC were replaced by a hypothetical binarycoded-decimal addition.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

C = See table above.



| | _ | Number of | | of First (f machin | |
|---------------------|--------------------------------|-----------------------|--------------|------------------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. OCT. DE | | DEC. |
| INHERENT | 2 | 1 | 19 | 031 | 025 |

DEC

Decrement

Operation:

 $ACCX \leftarrow (ACCX) - 01$

or:

 $M \leftarrow (M) - 01$

Description:

Subtract one from the contents of ACCX or M.

The N, Z, and V condition codes are set or reset according to the results of this

operation.

The C bit is not affected by the operation.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if there was two's complement overflow as a result of the operation; cleared otherwise. Two's complement overflow occurs if and only if (ACCX)

or (M) was 80 before the operation.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

 $V = X_7 \cdot \overline{X}_6 \cdot \overline{X}_5 \cdot \overline{X}_4 \cdot \overline{X}_3 \cdot \overline{X}_2 \cdot \overline{X}_0 = \overline{R}_7 \cdot R_6 \cdot R_5 \cdot R_4 \cdot R_3 \cdot R_2 \cdot R_1 \cdot R_0$

Addressing Formats:

See Table A-3.

| | _ | Number of | | of First (of machine | |
|---------------------|--------------------------------|-----------------------|------|--------------------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| Α | 2 | 1 | 4A | 112 | 074 |
| В | 2 | 1 | 5A | 132 | 090 |
| EXT | 6 | 3 | 7A | 172 | 122 |
| IND | 7 | 2 | 6A | 152 | 106 |



Decrement Stack Pointer

DES

Operation:

 $SP \leftarrow (SP) - 0001$

Description:

Subtract one from the stack pointer.

Condition Codes: Not affected.

| | | Number of | | of First (f machine | |
|---------------------|--------------------------------|-----------------------|------|-------------------------|-----|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | HEX. OCT. DEC | |
| INHERENT | 4 | 1 | 34 | 064 | 052 |

DEX

Decrement Index Register

Operation:

 $IX \leftarrow (IX) - 0001$

Description:

Subtract one from the index register.

Only the Z bit is set or reset according to the result of this operation.

Condition Codes: H: Not affected.

Not affected. N: Not affected.

Set if all bits of the result are cleared; cleared otherwise.

V: Not affected. C: Not affected.

Boolean Formulae for Condition Codes:

 $Z = (\overline{RH_7} \cdot \overline{RH_6} \cdot \overline{RH_5} \cdot \overline{RH_4} \cdot \overline{RH_3} \cdot \overline{RH_2} \cdot \overline{RH_1} \cdot \overline{RH_0})$ $(\overline{RL_7} \cdot \overline{RL_6} \cdot \overline{RL_5} \cdot \overline{RL_4} \cdot \overline{RL_3} \cdot \overline{RL_2} \cdot \overline{RL_1} \cdot \overline{RL_0})$

| | | Number of | | of First (of machine | |
|---------------------|--------------------------------|-----------------------|-----------|--------------------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. OCT. | | DEC. |
| INHERENT | 4 | 1 | 09 | 011 | 009 |



Exclusive OR

EOR

Operation:

 $ACCX \leftarrow (ACCX) \oplus (M)$

Description:

Perform logical "EXCLUSIVE OR" between the contents of ACCX and the contents of M, and place the result in ACCX. (Each bit of ACCX after the operation will be the logical "EXCLUSIVE OR" of the corresponding bit of M and ACCX

before the operation.)

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Cleared

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

V = 0

Addressing Formats:

See Table A-1.

| | Number of byte of machine | | | | |
|---------------------|--------------------------------|-----------------------|-----------|-----|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. OCT. | | DEC. |
| A IMM | 2 | 2 | 88 | 210 | 136 |
| A DIR | 3 | 2 | 98 | 230 | 152 |
| A EXT | 4 | 3 | B8 | 270 | 184 |
| A IND | 5 | 2 | A8 | 250 | 168 |
| B IMM | 2 | 2 | C8 | 310 | 200 |
| B DIR | 3 | 2 | D8 | 330 | 216 |
| B EXT | 4 | 3 | F8 | 370 | 248 |
| B IND | 5 | 2 | E8 | 350 | 232 |

INC

Increment

Operation:

 $ACCX \leftarrow (ACCX) + 01$

or:

 $M \leftarrow (M) + 01$

Description:

Add one to the contents of ACCX or M.

The N, Z, and V condition codes are set or reset according to the results of this

operation.

The C bit is not affected by the operation.

Condition Codes: H:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if there was two's complement overflow as a result of the operation; cleared otherwise. Two's complement overflow will occur if and only if

(ACCX) or (M) was 7F before the operation.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

 $V = \overline{X}_7 \cdot X_6 \cdot X_5 \cdot X_4 \cdot X_3 \cdot X_2 \cdot X_1 \cdot X_0$

 $C = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

Addressing Formats:

See Table A-3.

| | | Number of | | of First (of machine | |
|---------------------|--------------------------------|-----------------------|------|--------------------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| Α | 2 | 1 | 4C | 114 | 076 |
| В | 2 | 1 | 5C | 134 | 092 |
| EXT | 6 | 3 | 7C | 174 | 124 |
| IND | 7 | 2 | 6C | 154 | 108 |

Increment Stack Pointer

INS

Operation:

SP ← (SP) + 0001

Description:

Add one to the stack pointer.

Condition Codes: Not affected.

| | | Number of | | of First (| |
|---------------------|--------------------------------|-----------------------|---------------|------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. OCT. DEC | | DEC. |
| INHERENT | 4 | 1 | 31 | 061 | 049 |

INX

Increment Index Register

Operation:

 $IX \leftarrow (IX) + 0001$

Description:

Add one to the index register.

Only the Z bit is set or reset according to the result of this operation.

Condition Codes: H:

H: Not affected.

I: Not affected.

N: Not affected.

Z: Set if all 16 bits of the result are cleared; cleared otherwise.

V: Not affected.

C: Not affected.

Boolean Formulae for Condition Codes:

 $Z = (\overline{RH_7} \cdot \overline{RH_6} \cdot \overline{RH_5} \cdot \overline{RH_4} \cdot \overline{RH_3} \cdot \overline{RH_2} \cdot \overline{RH_1} \cdot \overline{RH_0}) \cdot (\overline{RL_7} \cdot \overline{RL_6} \cdot \overline{RL_5} \cdot \overline{RL_4} \cdot \overline{RL_3} \cdot \overline{RL_2} \cdot \overline{RL_1} \cdot \overline{RL_0})$

| | | Number of | | of First (d | |
|---------------------|--------------------------------|-----------------------|---------------|-------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. OCT. DEC | | DEC. |
| INHERENT | 4 | · 1 | 08 | 010 | 800 |



Jump

JMP

Operation:

PC ← numerical address

Description:

A jump occurs to the instruction stored at the numerical address. The numerical

address is obtained according to the rules for EXTended or INDexed addressing.

Condition Codes: Not affected.

Addressing Formats:

See Table A-7.

| | | Number of | | of First (| |
|---------------------|--------------------------------|-----------------------|-----------|------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. OCT. | | DEC. |
| EXT | 3 | 3 | 7E | 176 | 126 |
| IND | 4 | 2 | 6E | 156 | 110 |

JSR

Jump to Subroutine

Operation:

Either:

PC ← (PC) + 0003 (for EXTended addressing) PC ← (PC) + 0002 (for INDexed addressing)

or: Then:

↓ (PCL)

SP ← (SP) - 0001

↓ (PCH)

 $SP \leftarrow (SP) - 0001$

PC ← numerical address

Description:

The program counter is incremented by 3 or by 2, depending on the addressing mode, and is then pushed onto the stack, eight bits at a time. The stack pointer points to the next empty location in the stack. A jump occurs to the instruction stored at the numerical address. The numerical address is obtained according to the rules for EXTended or INDexed addressing.

Condition Codes: Not affected.

Addressing Formats:

See Table A-7.

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/decimal):

| | | Number of | | of First (| |
|---------------------|--------------------------------|-----------------------|--------------|------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. OCT. DE | | DEC. |
| EXT | 9 | 3 | BD | 275 | 189 |
| IND | 8 | 2 | AD | 255 | 173 |

JUMP TO SUBROUTINE EXAMPLE (extended mode)

| | | | Memory | Machine | Assembler Language | | |
|----|---------|---------------|----------|------------|--------------------|----------|---------|
| | | | Location | Code (Hex) | Label | Operator | Operand |
| A. | Before: | | | | | | |
| | PC | \rightarrow | \$0FFF | BD | | JSR | CHARLI |
| | | | \$1000 | 20 | | | |
| | | | \$1001 | 77 | | | |
| | SP | ← | \$EFFF | | | | |
| В. | After: | | | | | | |
| | PC | \rightarrow | \$2077 | ** | CHARLI | *** | **** |
| | SP | \rightarrow | \$EFFD | | | | |
| | | | \$EFFE | 10 | | | |
| | | | \$EFFF | 02 | | | |



Load Accumulator

LDA

Operation:

 $ACCX \leftarrow (M)$

Description:

Loads the contents of memory into the accumulator. The condition codes are set

according to the data.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

V = 0

Addressing Formats:

See Table A-1.

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/decimal):

(DUAL OPERAND)

| | Number of | | Coding of First (or only) byte of machine code | | | |
|---|-----------------|--------------------------------|--|----|------|------|
| | ressing odes | Execution Time (No. of cycles) | | | ост. | DEC. |
| Α | IMM | 2 | 2 | 86 | 206 | 134 |
| Α | DIR | 3 | 2 | 96 | 226 | 150 |
| Α | EXT | 4 | 3 | B6 | 266 | 182 |
| Α | IND | 5 | 2 | A6 | 246 | 166 |
| В | IMM | 2 | 2 | C6 | 306 | 198 |
| В | DIR | 3 | 2 | D6 | 326 | 214 |
| В | EXT | 4 | 3 | F6 | 366 | 246 |
| В | IND | 5 | 2 | E6 | 346 | 230 |

LDS

Load Stack Pointer

Operation:

 $SPH \leftarrow (M)$

 $SPL \leftarrow (M+1)$

Description:

Loads the more significant byte of the stack pointer from the byte of memory at the address specified by the program, and loads the less significant byte of the stack pointer from the next byte of memory, at one plus the address specified by the program.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if the most significant bit of the stack pointer is set by the operation; cleared otherwise.

Z: Set if all bits of the stack pointer are cleared by the operation; cleared otherwise.

V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = RH_7$

 $Z = (\overline{RH_7} \cdot \overline{RH_6} \cdot \overline{RH_5} \cdot \overline{RH_4} \cdot \overline{RH_3} \cdot \overline{RH_2} \cdot \overline{RH_1} \cdot \overline{RH_0}) \cdot (\overline{RL_7} \cdot \overline{RL_6} \cdot \overline{RL_5} \cdot \overline{RL_4} \cdot \overline{RL_3} \cdot \overline{RL_2} \cdot \overline{RL_1} \cdot \overline{RL_0})$

V = 0

Addressing Formats:

See Table A-5.

| Addingston | _ | Number of | | of First (of machine | |
|---------------------|--------------------------------|-----------------------|------|--------------------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| IMM | 3 | 3 | 8E | 216 | 142 |
| DIR | 4 | 2 | 9E | 236 | 158 |
| EXT | 5 | 3 | BE | 276 | 190 |
| IND | 6 | 2 | AE | 256 | 174 |



Load Index Register

LDX

Operation:

 $IXH \leftarrow (M)$

 $IXL \leftarrow (M+1)$

Description:

Loads the more significant byte of the index register from the byte of memory at the address specified by the program, and loads the less significant byte of the index register from the next byte of memory, at one plus the address specified by the program.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if the most significant bit of the index register is set by the operation; cleared otherwise.

Z: Set if all bits of the index register are cleared by the operation; cleared otherwise.

V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = RH_7$

 $Z = (\overline{RH_7} \cdot \overline{RH_6} \cdot \overline{RH_5} \cdot \overline{RH_4} \cdot \overline{RH_3} \cdot \overline{RH_2} \cdot \overline{RH_1} \cdot \overline{RH_0}) \cdot (\overline{RL_7} \cdot \overline{RL_6} \cdot \overline{RL_5} \cdot \overline{RL_4} \cdot \overline{RL_3} \cdot \overline{RL_2} \cdot \overline{RL_1} \cdot \overline{RL_0})$

V = 0

Addressing Formats:

See Table A-5.

| | | Number of | | of First (f machine | |
|---------------------|--------------------------------|-----------------------|------|-------------------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| IMM | 3 | 3 | CE | 316 | 206 |
| DIR | 4 | 2 | DE | 336 | 222 |
| EXT | 5 | 3 | FE | 376 | 254 |
| IND | 6 | 2 | EE | 356 | 238 |

LSR

Logical Shift Right

Operation:

Description:

Shifts all bits of ACCX or M one place to the right. Bit 7 is loaded with a zero. The C bit is loaded from the least significant bit of ACCX or M.

Condition Codes:

H: Not affected.

I: Not affected.

N: Cleared.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if, after the completion of the shift operation, EITHER (N is set and C is cleared) OR (N is cleared and C is set); cleared otherwise.

C: Set if, before the operation, the least significant bit of the ACCX or M was set; cleared otherwise.

Boolean Formulae for Condition Codes:

N = 0

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

 $V = N \oplus C = [N \cdot \overline{C}] \odot [\overline{N} \cdot C]$

(the foregoing formula assumes values of N and C after the shift operation).

 $C = M_0$

Addressing Formats:

See Table A-3.

| | | Number of | | of First (| |
|---------------------|--------------------------------|-----------------------|------|------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| Α | 2 | 1 | 44 | 104 | 068 |
| В | 2 | 1 | 54 | 124 | 084 |
| EXT | 6 | 3 | 74 | 164 | 116 |
| IND | 7 | 2 | 64 | 144 | 100 |

Negate

NEG

Operation:

 $ACCX \leftarrow - (ACCX) = 00 - (ACCX)$

or:

 $M \leftarrow - (M) = 00 - (M)$

Description:

Replaces the contents of ACCX or M with its two's complement. Note that 80 is left

unchanged.

Condition Codes:

H: Not affected.

Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if there would be two's complement overflow as a result of the implied subtraction from zero; this will occur if and only if the contents of ACCX or M is 80.

C: Set if there would be a borrow in the implied subtraction from zero; the C bit will be set in all cases except when the contents of ACCX or M is 00.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z \ = \ \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

 $V = R_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

 $C = R_7 + R_6 + R_5 + R_4 + R_3 + R_2 + R_1 + R_0$

Addressing Formats:

See Table A-3.

| | _ | Number of | | of First (| |
|---------------------|---|-----------------------|------|------------|------|
| Addressing Modes | | bytes of machine code | HEX. | ост. | DEC. |
| A | 2 | 1 | 40 | 100 | 064 |
| В | 2 | 1 | 50 | 120 | 080 |
| EXT | 6 | 3 | 70 | 160 | 112 |
| IND | 7 | 2 | 60 | 140 | 096 |

NOP

No Operation

Description:

This is a single-word instruction which causes only the program counter to

be incremented. No other registers are affected.

Condition Codes: Not affected.

| | | Number of | | of First (f machin | |
|---------------------|--------------------------------|-----------------------|------|------------------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| INHERENT | 2 | 1 | 01 | 001 | 001 |



Inclusive OR

ORA

Operation:

 $ACCX \leftarrow (ACCX) \odot (M)$

Description:

Perform logical "OR" between the contents of ACCX and the contents of M and places the result in ACCX. (Each bit of ACCX after the operation will be the logical "OR" of the corresponding bits of M and of ACCX before the operation).

Condition Codes: H: Not affected.

I: Not affected.

Set if most significant bit of the result is set; cleared otherwise.

Set if all bits of the result are cleared; cleared otherwise.

Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z \ = \ \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

Addressing Formats:

See Table A-1.

| | | | Number of | Coding of First (or only) byte of machine code | | |
|---|-----------------|--------------------------------|-----------------------|--|------|------|
| | ressing odes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| Α | IMM | 2 | 2 | 8A | 212 | 138 |
| Α | DIR | 3 | 2 | 9A | 232 | 154 |
| Α | EXT | 4 | 3 | ВА | 272 | 186 |
| Α | IND | 5 | 2 | AA | 252 | 170 |
| В | IMM | 2 | 2 | CA | 312 | 202 |
| В | DIR | 3 | 2 | DA | 332 | 218 |
| В | EXT | 4 | 3 | FA | 372 | 250 |
| В | IND | 5 | 2 | EA | 352 | 234 |

PSH

Push Data Onto Stack

Operation:

↓ (ACCX)

SP ← (SP) - 0001

Description:

The contents of ACCX is stored in the stack at the address contained in the stack

pointer. The stack pointer is then decremented.

Condition Codes: Not affected.

Addressing Formats:

See Table A-4.

| | _ | Number of | | of First (f machine | |
|---------------------|--------------------------------|-----------------------|------|-------------------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| Α | 4 | 1 | 36 | 066 | 054 |
| В | 4 | 1 | 37 | 067 | 055 |



Pull Data from Stack

PUL

Operation:

SP ← (SP) + 0001

↑ ACCX

Description:

The stack pointer is incremented. The ACCX is then loaded from the stack, from

the address which is contained in the stack pointer.

Condition Codes:

Not affected.

Addressing Formats:


See Table A-4.

| | | Number of | | of First (of machine | |
|---------------------|--------------------------------|-----------------------|------|----------------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| A | 4 | 1 | 32 | 062 | 050 |
| В | 4 | 1 | 33 | 063 | 051 |

ROL

Rotate Left

Operation:



Description:

Shifts all bits of ACCX or M one place to the left. Bit 0 is loaded from the C bit. The

C bit is loaded from the most significant bit of ACCX or M.

Condition Codes: H:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if, after the completion of the operation, EITHER (N is set and C is cleared) OR (N is cleared and C is set); cleared otherwise.

C: Set if, before the operation, the most significant bit of the ACCX or M was set; cleared otherwise.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

 $V = N \oplus C = [N \cdot \overline{C}] \odot [\overline{N} \cdot C]$

(the foregoing formula assumes values of N and C after the rotation)

 $C = M_7$

Addressing Formats:

See Table A-3


| | | Number of | | of First (of machin | |
|---------------------|--------------------------------|-----------------------|------|-------------------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| Α | 2 | 1 . | 49 | 111 | 073 |
| В | 2 | 1 | 59 | 131 | 089 |
| EXT | 6 | 3 | 79 | 171 | 121 |
| IND | 7 | 2 | 69 | 151 | 105 |



Rotate Right

ROR

Operation:



Description:

Shifts all bits of ACCX or M one place to the right. Bit 7 is loaded from the C bit. The

C bit is loaded from the least significant bit of ACCX or M.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if, after the completion of the operation, EITHER (N is set and C is cleared) OR (N is cleared and C is set); cleared otherwise.

C: Set if, before the operation, the least significant bit of the ACCX or M was set; cleared otherwise.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

 $V = N \oplus C = [N \cdot \overline{C}] \odot [\overline{N} \cdot C]$

(the foregoing formula assumes values of N and C after the rotation)

 $C = M_0$

Addressing Formats:

See Table A-3

| | _ | Number of | | of First (| |
|---------------------|--------------------------------|--------------------------|------|------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| Α | 2 | 1 | 46 | 106 | 070 |
| В | 2 | 1 | 56 | 126 | 086 |
| EXT | 6 | 3 | 76 | 166 | 118 |
| IND | 7 | 2 | 66 | 146 | 102 |



RTI Return from Interrupt

Operation:

SP ← (SP) + 0001, ↑CC SP ← (SP) + 0001, ↑ACCB $SP \leftarrow (SP) + 0001$, $\uparrow ACCA$ SP ← (SP) + 0001, ↑IXH SP ← (SP) + 0001 , ↑IXL SP ← (SP) + 0001, ↑PCH SP ← (SP) + 0001 , ↑PCL

Description:

The condition codes, accumulators B and A, the index register, and the program counter, will be restored to a state pulled from the stack. Note that the interrupt mask bit will be reset if and only if the corresponding bit stored in the stack is zero.

Condition Codes: Restored to the states pulled from the stack.

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/decimal):

| | _ | Number of | | of First (of machine | |
|---------------------|--------------------------------|-----------------------|------|----------------------|-----|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | | |
| INHERENT | 10 | 1 | 3B | 073 | 059 |

Return from Interrupt

Example

| | | | Memory | Machine | Assembler Language | | age |
|-----|-----------|---------------|----------|--------------|--------------------|----------|---------|
| | | | Location | Code (Hex) | Label | Operator | Operand |
| Ā. | Before | | | | | | |
| | PC | \rightarrow | \$D066 | 3B | | RTI | |
| | SP | \rightarrow | \$EFF8 | | | | |
| | | | \$EFF9 | 11HINZVC | (binary) | | |
| | | | \$EFFA | 12 | | | |
| | | | \$EFFB | 34 | | | |
| | | | \$EFFC | 56 | | | |
| | | | \$EFFD | 78 | | | |
| | | | \$EFFE | 55 | | | |
| | | | \$EFFF | 67 | | | |
| В. | After | | | | | | |
| | PC | \rightarrow | \$5567 | ** | | *** | **** |
| | | | \$EFF8 | | | | |
| | | | \$EFF9 | 11HINZVC | (binary) | | |
| | | | \$EFFA | 12 | | | |
| | | | \$EFFB | 34 | | | |
| | | | \$EFFC | 56 | | | |
| | | | \$EFFD | 78 | | | |
| | | | \$EFFE | 55 | | | |
| | SP | \rightarrow | \$EFFF | 67 | | | |
| | = HINZV | | ary) | | | | |
| ACC | CB = 12 (| Hex) | IXH | I = 56 (Hex) | | | |
| ACC | CA = 34 (| Hex) | IXL | = 78 (Hex) | | | |

Return from Subroutine

RTS

Operation:

SP ← (SP) + 0001

↑ PCH

 $SP \leftarrow (SP) + 0001$

↑ PCL

Description:

The stack pointer is incremented (by 1). The contents of the byte of memory, at the address now contained in the stack pointer, are loaded into the 8 bits of highest significance in the program counter. The stack pointer is again incremented (by 1). The contents of the byte of memory, at the address now contained in the stack pointer, are loaded into the 8 bits of lowest significiance in the program counter.

Condition Codes: Not affected.

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/decimal):

| | | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| INHERENT | 5 | 1 | 39 | 071 | 057 |

Return from Subroutine

EXAMPLE

| | | Memory | . Machine | Assembler Language | | age |
|----|--------|----------|------------|--------------------|----------|---------|
| | | Location | Code (Hex) | Label | Operator | Operand |
| A. | Before | | | | | |
| | PC | \$30A2 | 39 | | RTS | |
| | SP | \$EFFD | | | | |
| | | \$EFFE | 10 | | | |
| | | \$EFFF | 02 | | | |
| В. | After | | | | | |
| | PC | \$1002 | ** | | *** | **** |
| | | \$EFFD | | | | |
| | | \$EFFE | 10 | | | |
| | SP | \$EFFF | 02 | | | |

SBA

Subtract Accumulators

Operation:

 $ACCA \leftarrow (ACCA) - (ACCB)$

Description:

Subtracts the contents of ACCB from the contents of ACCA and places the result

in ACCA. The contents of ACCB are not affected.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if there was two's complement overflow as a result of the operation.

C: Carry is set if the absolute value of accumulator B plus previous carry is

larger than the absolute value of accumulator A; reset otherwise.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

 $V = A_7 \cdot \overline{B}_7 \cdot \overline{R}_7 + \overline{A}_7 \cdot B_7 \cdot R_7$

 $C = \overline{A_7} \cdot B_7 + B_7 \cdot R_7 + R_7 \cdot \overline{A_7}$

| | _ | Number of | Coding of First (or or byte of machine cod | | |
|------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| INHERENT | 2 | 1 | 10 | 020 | 016 |



Subtract with Carry

SBC

Operation:

 $ACCX \leftarrow (ACCX) - (M) - (C)$

Description:

Subtracts the contents of M and C from the contents of ACCX and places the

result in ACCX.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if there was two's complement overflow as a result of the operation;

cleared otherwise.

C: Carry is set if the absolute value of the contents of memory plus previous carry is larger than the absolute value of the accumulator; reset otherwise.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

 $V = X_7 \cdot \overline{M}_7 \cdot \overline{R}_7 + \overline{X}_7 \cdot M_7 \cdot R_7$

 $C = \overline{X}_7 \cdot M_7 + M_7 \cdot R_7 + R_7 \cdot \overline{X}_7$

Addressing Formats:

See Table A-1.

| | | Number of | Coding of First (or only) byte of machine code | | |
|--------------------|-------------------------------------|-----------------------|--|------|------|
| Addressin Modes | g Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| A IMM | 2 | 2 | 82 | 202 | 130 |
| A DIR | 3 | 2 | 92 | 222 | 146 |
| A EXT | 4 | 3 | B2 | 262 | 178 |
| A IND | 5 | 2 | A2 | 242 | 162 |
| B IMM | 2 | 2 | C2 | 302 | 194 |
| B DIR | 3 | 2 | D2 | 322 | 210 |
| B EXT | 4 | 3 | F2 | 362 | 242 |
| B IND | 5 | 2 | E2 | 342 | 226 |

SEC

Set Carry

Operation:

C bit ← 1

Description:

Sets the carry bit in the processor condition codes register.

Condition Codes: H:

H: Not affected.

I: Not affected.N: Not affected.Z: Not affected.V: Not affected.

C: Set.

Boolean Formulae for Condition Codes:

C = 1

| Addressing Modes | | Number of bytes of machine code | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|---------------------------------|--|------|------|
| | Execution Time (No. of cycles) | | HEX. | ост. | DEC. |
| INHERENT | 2 | 1 | 0D | 015 | 013 |



Set Interrupt Mask

SEI

Operation:

I bit ← 1

Description:

Sets the interrupt mask bit in the processor condition codes register. The microprocessor is inhibited from servicing an interrupt from a peripheral device, and will continue with execution of the instructions of the program, until the interrupt mask

bit has been cleared.

Condition Codes:

H: Not affected.

I: Set.

N: Not affected.Z: Not affected.V: Not affected.C: Not affected.

Boolean Formulae for Condition Codes:

| =-1

| | | Number of | Coding of First (or only byte of machine code | | |
|---------------------|--------------------------------|-----------------------|---|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| INHERENT | 2 | 1 | 0F | 017 | 015 |

SEV

Set Two's Complement Overflow Bit

Operation:

V bit ← 1

Description:

Sets the two's complement overflow bit in the processor condition codes register.

Condition Codes: H: Not affected.

1: Not affected. N: Not affected. Z: Not affected.

V: Set.

C: Not affected.

Boolean Formulae for Condition Codes:

V = 1

| Addressing Modes | | Number of bytes of machine code | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|---------------------------------|--|------|------|
| | Execution Time (No. of cycles) | | HEX. | ост. | DEC. |
| INHERENT | 2 | 1 | 0B | 013 | 011 |



Store Accumulator

STA

Operation:

 $M \leftarrow (ACCX)$

Description:

Stores the contents of ACCX in memory. The contents of ACCX remains un-

changed.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if the most significant bit of the contents of ACCX is set; cleared

otherwise.

Z: Set if all bits of the contents of ACCX are cleared; cleared otherwise.

V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = X_7$

 $Z = \overline{X}_7 \cdot \overline{X}_6 \cdot \overline{X}_5 \cdot \overline{X}_4 \cdot \overline{X}_3 \cdot \overline{X}_2 \cdot \overline{X}_1 \cdot \overline{X}_0$

V = 0

Addressing Formats:

See Table A-2.

| | | Number of bytes of machine code | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|---------------------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | | HEX. | ост. | DEC. |
| A DIR | 4 | 2 | 97 | 227 | 151 |
| A EXT | 5 | 3 | B7 | 267 | 183 |
| A IND | 6 | 2 | A7 | 247 | 167 |
| B DIR | . 4 | 2 | D7 | 327 | 215 |
| B EXT | 5 | 3 | F7 | 367 | 247 |
| B IND | 6 | 2 | E7 | 347 | 231 |

STS

Store Stack Pointer

Operation:

 $M \leftarrow (SPH)$

 $M + 1 \leftarrow (SPL)$

Description:

Stores the more significant byte of the stack pointer in memory at the address specified by the program, and stores the less significant byte of the stack pointer at the next location in memory, at one plus the address specified by the program.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if the most significant bit of the stack pointer is set; cleared otherwise.

Z: Set if all bits of the stack pointer are cleared; cleared otherwise.

V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = SPH_7$

 $Z = (\overrightarrow{SPH_7} \cdot \overrightarrow{SPH_6} \cdot \overrightarrow{SPH_5} \cdot \overrightarrow{SPH_4} \cdot \overrightarrow{SPH_3} \cdot \overrightarrow{SPH_2} \cdot \overrightarrow{SPH_1} \cdot \overrightarrow{SPH_0}) \cdot$

 $(\overline{SPL_7} \cdot \overline{SPL_6} \cdot \overline{SPL_5} \cdot \overline{SPL_4} \cdot \overline{SPL_3} \cdot \overline{SPL_2} \cdot \overline{SPL_1} \cdot \overline{SPL_0})$

V = 0

Addressing Formats:

See Table A-6.

| | | Number of | | of First (of machine | |
|---------------------|--------------------------------|-----------------------|------|--------------------------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| DIR | 5 | 2 | 9F | 237 | 159 |
| EXT | 6 | 3 | BF | 277 | 191 |
| IND | 7 | 2 | AF | 257 | 175 |



Store Index Register

STX

Operation:

 $M \leftarrow (IXH)$

 $M + 1 \leftarrow (IXL)$

Description:

Stores the more significant byte of the index register in memory at the address specified by the program, and stores the less significant byte of the index register at the next location in memory, at one plus the address specified by the program.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if the most significant bite of the index register is set; cleared otherwise.

Z: Set if all bits of the index register are cleared; cleared otherwise.

V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = IXH_7$

 $Z = (\overline{|XH_7 \cdot |XH_6 \cdot |XH_5 \cdot |XH_4 \cdot |XH_3 \cdot |XH_2 \cdot |XH_1 \cdot |XH_0}) \cdot (\overline{|XL_7 \cdot |XL_6 \cdot |XL_5 \cdot |XL_4 \cdot |XL_3 \cdot |XL_2 \cdot |XL_1 \cdot |XL_0})$

V = 0

Addressing Formats:

See Table A-6.

| | | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| DIR | 5 | 2 | DF | 337 | 223 |
| EXT | 6 | 3 | FF | 377 | 255 |
| IND | 7 | 2 | EF | 357 | 239 |

SUB

Operation:

 $ACCX \leftarrow (ACCX) - (M)$

Description:

Subtracts the contents of M from the contents of ACCX and places the result in

ACCX.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if there was two's complement overflow as a result of the operation; cleared otherwise.

C: Set if the absolute value of the contents of memory are larger than the absolute value of the accumulator; reset otherwise.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

 $V = X_7 \cdot \overline{M}_7 \cdot \overline{R}_7 \cdot \overline{X}_7 \cdot M_7 \cdot R_7$

 $C = \overline{X}_7 \cdot M_7 + M_7 \cdot R_7 + R_7 \cdot \overline{X}_7$

Addressing Formats:

See Table A-1.

| (DUAL OPERAND) | |
|----------------|--|
| | |

| | | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|--------------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| A IMM | 2 | 2 | 80 | 200 | 128 |
| A DIR | 3 | 2 | 90 | 220 | 144 |
| A EXT | 4 | 3 | В0 | 260 | 176 |
| A IND | 5 | 2 | A0 | 240 | 160 |
| B IMM | 2 | 2 | CO | 300 | 192 |
| B DIR | 3 | 2 | D0 | 320 | 208 |
| B EXT | 4 | 3 | F0 | 360 | 240 |
| B IND | 5 | 2 | E0 | 340 | 224 |



Software Interrupt

SWI

Operation:

PC ← (PC) + 0001

 \downarrow (PCL), SP ← (SP)-0001 \downarrow (PCH), SP ← (SP)-0001 \downarrow (IXL), SP ← (SP)-0001 \downarrow (IXH), SP ← (SP)-0001 \downarrow (ACCA), SP ← (SP)-0001 \downarrow (ACCB), SP ← (SP)-0001 \downarrow (CC), SP ← (SP)-0001

I ← 1

PCH ← (n-0005) PCL ← (n-0004)

Description:

The program counter is incremented (by 1). The program counter, index register, and accumulator A and B, are pushed into the stack. The condition codes register is then pushed into the stack, with condition codes H, I, N, Z, V, C going respectively into bit positions 5 thru 0, and the top two bits (in bit positions 7 and 6) are set (to the 1 state). The stack pointer is decremented (by 1) after each byte of data is stored in the stack.

The interrupt mask bit is then set. The program counter is then loaded with the address stored in the software interrupt pointer at memory locations (n-5) and (n-4), where n is the address corresponding to a high state on all lines of the address bus.

Condition Codes:

H: Not affected.

I: Set.

N: Not affected.Z: Not affected.V: Not affected.C: Not affected.

Boolean Formula for Condition Codes:

I = 1

| Address | _ | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| INHERENT | 12 | 1 | 3F | 077 | 063 |



Software Interrupt

EXAMPLE

A. Before:

CC = HINZVC (binary)

ACCB = 12 (Hex)

IXH = 56 (Hex)

ACCA = 34 (Hex)

IXL = 78 (Hex)

| | 7007 - | O-7 (1.10 | ·^ <i>,</i> | 17E - 10 (110X) | | | |
|----|---------------|---------------|-------------|-----------------|----------|---------------|---------|
| | | · | Memory | Machine | As | sembler Langu | • |
| | | | Location | Code (Hex) | Label | Operator | Operand |
| | PC | \rightarrow | \$5566 | 3F | | SWI | |
| | SP | \rightarrow | \$EFFF | | | | |
| | | | \$FFFA | D0 | | | |
| | | | \$FFFB | 55 | | | |
| В. | After: | | | | | | |
| | PC | \rightarrow | \$D055 | | | | |
| | SP | \rightarrow | \$EFF8 | | | | |
| | | | \$EFF9 | 11HINZVC | (binary) | | |
| | | | \$EFFA | 12 | | | |
| | | | \$EFFB | 34 | | | |
| | | | \$EFFC | 56 | | | |
| | | | \$EFFD | 78 | | | |
| | | | \$EFFE | 55 | | | |
| | | | \$EFFF | 67 | | | |

Note: This example assumes that FFFF is the memory location addressed when all lines of the address bus go to the high state.



Transfer from Accumulator A to Accumulator B

TAB

Operation:

ACCB ← (ACCA)

Description:

Moves the contents of ACCA to ACCB. The former contents of ACCB are lost.

The contents of ACCA are not affected.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if the most significant bit of the contents of the accumulator is set; cleared

otherwise.

Z: Set if all bits of the contents of the accumulator are cleared; cleared other-

wise.

V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z = \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

V = 0

| Addressin | | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| INHERENT | 2 | 1 | 16 | 026 | 022 |




TAP

Transfer from Accumulator A to Processor Condition Codes Register

Operation:

 $CC \leftarrow (ACCA)$

Bit Positions



Description:

Transfers the contents of bit positions 0 thru 5 of accumulator A to the correspond-

ing bit positions of the processor condition codes register. The contents of

accumulator A remain unchanged.

Condition Codes:

Set or reset according to the contents of the respective bits 0 thru 5 of accumulator

A.

| | _ | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | OCT. | DEC. |
| INHERENT | . 2 | 1 | 06 | 006 | 006 |



Transfer from Accumulator B to Accumulator A

TBA

Operation:

 $ACCA \leftarrow (ACCB)$

Description:

Moves the contents of ACCB to ACCA. The former contents of ACCA are lost.

The contents of ACCB are not affected.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if the most significant accumulator bit is set; cleared otherwise.

Z: Set if all accumulator bits are cleared; cleared otherwise.

V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z \ = \ \overline{R}_7 \cdot \overline{R}_6 \cdot \overline{R}_5 \cdot \overline{R}_4 \cdot \overline{R}_3 \cdot \overline{R}_2 \cdot \overline{R}_1 \cdot \overline{R}_0$

V = 0

| | _ | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| INHERENT | 2 | 1 | 17 | 027 | 023 |




TPA

Transfer from Processor Condition Codes Register to Accumulator A

Operation:

 $ACCA \leftarrow (CC)$



Description:

Transfers the contents of the processor condition codes register to corresponding bit positions 0 thru 5 of accumulator A. Bit positions 6 and 7 of accumulator A are set (i.e. go to the "1" state). The processor condition codes register remains unchanged.

Condition Codes: Not affected.

| | | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| INHERENT | 2 | 1 | 07 | 007 | 007 |

Test

TST

Operation:

(ACCX) - 00

(M) - 00

Description:

Set condition codes N and Z according to the contents of ACCX or M.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the contents of ACCX or M is set; cleared

otherwise.

Z: Set if all bits of the contents of ACCX or M are cleared; cleared otherwise.

V: Cleared.

C: Cleared.

Boolean Formulae for Condition Codes:

 $N = M_7$

 $Z = \overline{M}_7 \cdot \overline{M}_6 \cdot \overline{M}_5 \cdot \overline{M}_4 \cdot \overline{M}_3 \cdot \overline{M}_2 \cdot \overline{M}_1 \cdot \overline{M}_0$

V = 0

C = 0

Addressing Formats:

See Table A-3.

| | | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| A | 2 | 1 | 4D | 115 | 077 |
| В | 2 | 1 | 5D | 135 | 093 |
| EXT | 6 | 3 | 7D | 175 | 125 |
| IND | 7 | 2 | 6D | 155 | 109 |

TSX

Transfer from Stack Pointer to Index Register

Operation:

IX ← (SP) + 0001

Description:

Loads the index register with one plus the contents of the stack pointer. The

contents of the stack pointer remain unchanged.

Condition Codes: Not affected.

| | | Number of | Coding of First (byte of machin | | | |
|---------------------|--------------------------------|-----------------------|-------------------------------------|------|------|--|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. | |
| INHERENT | 4 | 1 | 30 | 060 | 048 | |



Transfer From Index Register to Stack Pointer

TXS

Operation:

 $SP \leftarrow (IX) - 0001$

Description:

Loads the stack pointer with the contents of the index register, minus one.

The contents of the index register remain unchanged.

Condition Codes: Not affected.

| Addrossina | | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|-----------------|-----------------------|--|------|------|
| Addressing Modes | (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| INHERENT | 4 | 1 | 35 | 065 | 053 |

WAI

Wait for Interrupt

Operation:

PC ← (PC) + 0001

 \downarrow (PCL), SP ← (SP)-0001 \downarrow (PCH), SP ← (SP)-0001 \downarrow (IXL), SP ← (SP)-0001 \downarrow (IXH), SP ← (SP)-0001 \downarrow (ACCA), SP ← (SP)-0001 \downarrow (ACCB), SP ← (SP)-0001 \downarrow (CC), SP ← (SP)-0001

Condition Codes:

Not affected.

Description:

The program counter is incremented (by 1). The program counter, index register, and accumulators A and B, are pushed into the stack. The condition codes register is then pushed into the stack, with condition codes H, I, N, Z, V, C going respectively into bit positions 5 thru 0, and the top two bits (in bit positions 7 and 6) are set (to the 1 state). The stack pointer is decremented (by 1) after each byte of data is stored in the stack.

Execution of the program is then suspended until an interrupt from a peripheral device is signalled, by the interrupt request control input going to a low state.

When an interrupt is signalled on the interrupt request line, and provided the I bit is clear, execution proceeds as follows. The interrupt mask bit is set. The program counter is then loaded with the address stored in the internal interrupt pointer at memory locations (n-7) and (n-6), where n is the address corresponding to a high state on all lines of the address bus.

Condition Codes:

H: Not affected.

: Not affected until an interrupt request signal is detected on the interrupt request control line. When the interrupt request is received the I bit is set and further execution takes place, provided the I bit was initially clear.

N: Not affected.

Z: Not affected.

V: Not affected.

C: Not affected.

| Addressin | _ | Number of | Coding of First (or only) byte of machine code | | |
|---------------------|--------------------------------|-----------------------|--|------|------|
| Addressing Modes | Execution Time (No. of cycles) | bytes of machine code | HEX. | ост. | DEC. |
| INHERENT | 9 | 1 | 3E | 076 | 062 |



| Addressing Mode of | First (| Operand |
|--------------------|---|---|
| Second Operand | Accumulator A | Accumulator B |
| IMMediate | CCC A #number CCC A #symbol CCC A #expression CCC A #'C | CCC B #number CCC B #symbol CCC B #expression CCC B #'C |
| DIRect or EXTended | CCC A number CCC A symbol CCC A expression | CCC B number CCC B symbol CCC B expression |
| INDexed | CCC A X CCC Z ,X CCC A number,X CCC A symbol,X CCC A expression,X | CCC B X CCC B ,X CCC B number,X CCC B symbol,X CCC B expression,X |

- 2. "symbol" may be the special symbol "*".
- 3. "expression" may contain the special symbol "*".
- 4. space may be omitted before A or B.

Applicable to the following source instructions:

ADC ADD AND BIT CMP EOR LDA ORA SBC SUB

TABLE A-1. Addressing Formats (1)

| Addressing Mode of | Firs | t Operand |
|--------------------|--------------------|--------------------|
| Second Operand | Accumulator A | Accumulator B |
| DIRect or EXTended | STA A number | STA B number |
| | STA A symbol | STA B symbol |
| | STA A expression | STA B expression |
| INDexed | STA A X | STA B X |
| | STA A ,X | STA B ,X |
| | STA A number,X | STA B number,X |
| | STA A symbol,X | STA B symbol,X |
| | STA A expression,X | STA B expression,X |

Notes: 1. "symbol" may be the special symbol "*".

- 2. "expression" may contain the special symbol "*".
- 3. Space may be omitted before A or B.

Applicable to the source instruction:

STA

TABLE A-2. Addressing Formats (2)

^{*}Special symbol indicating program-counter.

^{*}Special symbol indicating program-counter.

| Operand or Addressing Mode | Formats |
|-------------------------------|---|
| Accumulator A | CCC A |
| Accumulator B | CCC B |
| EXTended | CCC number CCC symbol CCC expression |
| INDexed | CCC X CCC ,X CCC number,X CCC symbol,X CCC expression,X |

- 2. "symbol" may be the special symbol "*".
- 3. "expression" may contain the special symbol "*".
- . 4. Space may be omitted before A or B.

Applicable to the following source instructions:

ASL ASR CLR COM DEC INC LSR NEG ROL ROR TST

TABLE A-3. Addressing Formats (3)

| Operand | Formats |
|---------------|---------|
| Accumulator A | CCC A |
| Accumulator B | CCC B |

Notes: 1. CCC = mnemonic operator of source instruction.

2. Space may be omitted before A or B.

Applicable to the following source instructions:

PSH PUL

TABLE A-4. Addressing Formats (4)

^{*}Special symbol indicating program-counter.



| Addressing Mode | Formats |
|--------------------|---|
| IMMediate | CCC #number CCC #symbol CCC #expression CCC #'C |
| DIRect or EXTended | CCC number CCC symbol CCC expression |
| INDexed | CCC X CCC ,X CCC number,X CCC symbol,X CCC expression,X |

- 2. "symbol" may be the special symbol "*".
- 3. "expression" may contain the special symbol "*".

Applicable to the following source instructions:

CPX LDS LDX

TABLE A-5. Addressing Formats (5)

| Addressing Mode | Formats |
|--------------------|---|
| DIRect or EXTended | CCC number CCC symbol CCC expression |
| INDexed | CCC X CCC ,X CCC number,X CCC symbol,X CCC expression,X |

Notes: 1. CCC = mnemonic operator of source instruction.

- 2. "symbol" may be the special symbol "*".
- 3. "expression" may contain the special symbol "*".

Applicable to the following source instructions:

STS STX

TABLE A-6. Addressing Formats (6)

^{*}Special symbol indicating program-counter.

^{*}Special symbol indicating program-counter.

| Addressing Mode · | Formats |
|-------------------|---|
| EXTended | CCC number CCC symbol CCC expression |
| INDexed | CCC X CCC ,X CCC number,X CCC symbol,X CCC expression,X |

- 2. "symbol" may be the special symbol "*".
- 3. "expression" may contain the special symbol "*".

Applicable to the following source instructions:

JMP JSR

TABLE A-7. Addressing Formats (7)

| Addressing Mode | Formats |
|-----------------|----------------|
| RELative | CCC number |
| | CCC symbol |
| | CCC expression |

Notes: 1. CCC = mnemonic operator of source instruction.

- 2. "symbol" may be the special symbol "*".
- 3. "expression" may contain the special symbol "*".

Applicable to the following source instructions:

BCC BCS BEQ BGE BGT BHI BLE BLS BLT BMI BNE BPL BRA BSR BVC BVS

TABLE A-8. Addressing Formats (8)

^{*}Special symbol indicating program-counter.

^{*}Special symbol indicating program-counter.