

Individual Learning Program

MICROPROCESSORS

Appendix B

DATA SHEETS

EE-3401

Courtesy of Motorola Semiconductor Products, Inc



CONTENTS

MC6800 Data Sheet	. Page B-3
MC6820 Data Sheet	Page B-21
MC6850 Data Sheet	Page B-31
MCM6810A Data Sheet	Page B-39
MCM6830A Data Sheet	Page B-43
MCM6832 Data Sheet	Page B-47
Positive Powers of two	Page B-51
Negative Powers of two	Page B-52
Positive Powers of eight	Page B-53
Positive Powers of sixteen	Page B-53
Negative Powers of sixteen	Page R-53



Advance Information

MICROPROCESSOR WITH CLOCK

The MC6808 is a monolithic 8-bit microprocessor that contains all the registers and accumulators of the present MC6800 plus an internal clock oscillator and driver on the same chip.

The MC6808 is completely software-compatible with the MC6800 as well as the entire M6800 family of parts. Hence the MC6808 is expandable to 65K words.

This very cost-effective MPU allows the designer to use the MC6808 in consumer as well as industrial applications without sacrificing industrial specifications.

- · On-Chip Clock Circuit
- Software-Compatible with the MC6800
- Expandable to 65K words
- Standard TTL-Compatible Inputs and Outputs
- 8-Bit Word Size
- 16-Bit Memory Addressing
- Interrupt Capability

MOS

(N-CHANNEL, SILICON-GATE, DEPLETION LOAD)

MICROPROCESSOR WITH CLOCK






FIGURE 1 - TYPICAL MICROPROCESSOR INTERFACE



This is advance information and specifications are subject to change without notice.



CMOTOROLA INC 1978

AD1-805

		-	_
		_	-
			-
			_
		_	-
		_	-
		_	-
		_	_
		,	~
		_	-
			-
			-
			_
		_	-
		_	-
		_	
		~	



(0 to 70°C: L or P Suffi

MC6800C

(-40 to 85°C; L Suffix only)

MICROPROCESSING UNIT (MPU)

The MC6800 is a monolithic 8-bit microprocessor forming the central control function for Motorola's M6800 family. Compatible with TTL, the MC6800, as with all M6800 system parts, requires only one +5.0-volt power supply, and no external TTL devices for bus interface.

The MC6800 is capable of addressing 65K bytes of memory with its 16-bit address lines. The 8-bit data bus is bidirectional as well as 3-state, making direct memory addressing and multiprocessing applications realizable.

- · Eight-Bit Parallel Processing
- Bi-Directional Data Bus
- Sixteen-Bit Address Bus 65K Bytes of Addressing
- 72 Instructions Variable Length
- Seven Addressing Modes Direct, Relative, Immediate, Indexed, Extended, Implied and Accumulator
- Variable Length Stack
- Vectored Restart
- Maskable Interrupt Vector
- Separate Non-Maskable Interrupt Internal Registers Saved In Stack
- Six Internal Registers Two Accumulators, Index Register, Program Counter, Stack Pointer and Condition Code Register
- Direct Memory Addressing (DMA) and Multiple Processor Capability
- Clock Rates as High as 1 MHz
- Simple Bus Interface Without TTL
- Halt and Single Instruction Execution Capability

MOS


(N-CHANNEL, SILICON-GATE)

MICROPROCESSOR



L SUFFIX CERAMIC PACKAGE CASE 715

NOT SHOWN: P SUFFIX
PLASTIC PACKAGE
CASE 711



Characteristic		Symbol	Min	Тур	Max	Unit
Input High Voltage	Logic	VIH	V _{SS} + 2.0	_	V _{CC}	Vdc
	φ1,φ2	VIHC	VCC - 0.3	-	VCC + 0.1	
Input Low Voltage	Logic	VIL	V _{SS} - 0.3	-	V _{SS} + 0.8	Vdc
	φ1, φ2	VILC	VSS - 0.1	-	V _{SS} + 0.3	
Clock Overshoot/Undershoot - Input High	Level	Vos	V _{CC} - 0.5	-	V _{CC} + 0.5	Vdc
- Input Low	Level		VSS - 0.5	-	V _{SS} + 0.5	
Input Leakage Current		lin				µAdc
(Vin = 0 to 5.25 V, VCC = max)	Logic *		-	1.0	2.5	
(V _{in} = 0 to 5.25 V, V _{CC} = 0.0 V)	⊘1, ⊘2		-	-	100	
Three-State (Off State) Input Current	D0-D7	¹ TSI		2.0	10	μAdc
$(V_{in} 0.4 to 2.4 V, V_{CC} = max)$	A0-A15,R/W		-	-	100	
Output High Voltage		VOH	1		1	Vdc
(ILoad = -205 #Adc, VCC = min)	D 0 -D7		V _{SS} + 2.4	-	- 1	
(ILoad = -145 #Adc, VCC = min)	A0-A15,R/W,VMA		V _{SS} + 2.4	-	-	
$(I_{Load} = -100 \mu Adc, V_{CC} = min)$	BA		Vss + 2.4	-	-	
Output Low Voltage		VOL	-	_	V _{SS} + 0.4	Vdc
(I Load = 1.6 mAde, VCC = min)		1			1 1	
Power Dissipation		PD	-	0.600	1.2	W
Capacitance =	φ1,φ2	Cin	80	120	160	pF
(V _{in} = 0, T _A = 25°C, f = 1.0 MHz)	TSC		- 1		15	
,	DBE		-	7.0	10	
	D 0 -D7		-	10	12.5	
	Logic Inputs		-	6.5	8.5	
	A0-A15,R/W,VMA	Cout	-	-	12	рF
Frequency of Operation		f	0.1	_	1.0	MHz
Clock Timing (Figure 1)						
Cycle Time		tcyc	1.0	-	10	μs
Clock Pulse Width		PWoH	1		†	ns
(Measured at Voc - 0.3 V)	41	1	430	_	4500	

φ1 φ2

(Measured between V_{SS} + 0.3 V and V_{CC} - 0.3 V)

(Measured at $V_{CC} = 0.3 \text{ V}$)

Delay Time or Clock Separation

(Measured at $V_{OV} = V_{SS} + 0.5 V$)

Total \$1 and \$2 Up Time

Rise and Fall Times

Overshoot Duration

FIGURE 1 - CLOCK TIMING WAVEFORM

430

450

940

5.0

0

0

tut

tor, tof

td

tos

4500


4500

50

9100

ns

ns



^{*}Except IRQ and NMI, which require 3 k Ω pullup load resistors for wire-OR capability at optimum operation.

^{*}Capacitances are periodically sampled rather than 100% tested.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	Vdc
Input Voltage	Vin	-0.3 to +7.0	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +150	°c
Thermal Resistance	ALθ	70	°C/W


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

READ/WRITE TIMING Figures 2 and 3, f = 1.0 MHz, Load Circuit of Figure 6.


Characteristic	Symbol	Min	Тур	Max	Unit
Address Delay	t _{AD}	_	220	300	ns
Peripheral Read Access Time tacc = tut - (tAD + tDSR)	t _{acc}	-	-	540	ns
Data Setup Time (Read)	[†] DSR	100	-	-	ns
Input Data Hold Time	tH	10	-	-	ns
Output Data Hold Time	tH	10	25	-	ns
Address Hold Time (Address, R/W, VMA)	t _A H	50	75	-	ns
Enable High Time for DBE Input	t _{EH}	450	-	-	ns
Data Delay Time (Write)	tDDW	-	165	225	ns
Processor Controls*					
Processor Control Setup Time	tPCS	200	-	- 1	ns
Processor Control Rise and Fall Time	tPCr. tPCf	-	-	100	ns
Bus Available Delay	t _{BA}	-	-	300	ns
Three State Enable	tTSE	-	-	40	ns
Three State Delay	tTSD	-	-	700	ns
Data Bus Enable Down Time During of Up Time (Figure 3)	†DBE	150	_	-	ns
Data Bus Enable Delay (Figure 3)	TOBED	300	_	-	ns
Data Bus Enable Rise and Fall Times (Figure 3)	tDBEr, tDBEf	-	-	25	ns


^{*}Additional information is given in Figures 12 through 16 of the Family Characteristics - see pages 17 through 20.











MPU SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor.

Clocks Phase One and Phase Two $(\phi 1, \phi 2)$ – Two pins are used for a two-phase non-overlapping clock that runs at the VCC voltage level.

Address Bus (A0-A15) — Sixteen pins are used for the address bus. The outputs are three-state bus drivers capable of driving one standard TTL load and 130 pF. When the output is turned off, it is essentially an open circuit. This permits the MPU to be used in DMA applications.

Data Bus (D0-D7) — Eight pins are used for the data bus. It is bi-directional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130 pF.

Halt — When this input is in the low state, all activity in the machine will be halted. This input is level sensitive. In the halt mode, the machine will stop at the end of an instruction, Bus Available will be at a one level, Valid Memory Address will be at a zero, and all other three-state lines will be in the three-state mode.

Transition of the Halt line must not occur during the last 250 ns of phase one. To insure single instruction operation, the Halt line must go high for one Clock cycle.

Three-State Control (TSC) — This input causes all of the address lines and the Read/Write line to go into the off or high impedance state. This state will occur 700 ns after TSC = 2.0 V. The Valid Memory Address and Bus Available signals will be forced low. The data bus is not affected by TSC and has its own enable (Data Bus Enable). In DMA applications, the Three-State Control line should be brought high on the leading edge of the Phase One Clock. The $\phi1$ clock must be held in the high state and the $\phi2$ in the low state for this function to operate properly. The address bus will then be available for other devices to directly address memory. Since the MPU is a dynamic device, it can be held in this state for only 4.5 μs or destruction of data will occur in the MPU.

Read/Write (R/W) — This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read (high) or Write (low) state. The normal standby state of this signal is Read (high). Three-State Control going high will turn Read/Write to the off (high impedance) state. Also, when the processor is halted, it will be in the off state. This output is capable of driving one standard TTL load and 90 pF.

Valid Memory Address (VMA) — This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90 pF may be directly driven by this active high signal.

Data Bus Enable (DBE) — This input is the three-state control signal for the MPU data bus and will enable the bus drivers when in the high state. This input is TTL compatible; however in normal operation, it would be driven by the phase two clock. During an MPU read cycle, the data bus drivers will be disabled internally. When it is desired that another device control the data bus such as in Direct Memory Access (DMA) applications, DBE should be held low.

Bus Available (BA) — The Bus Available signal will normally be in the low state; when activated, it will go to the high state indicating that the microprocessor has stopped and that the address bus is available. This will occur if the $\overline{\text{Halt}}$ line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off state and other outputs to their normally inactive level. The processor is removed from the WAIT state by the occurrence of a maskable (mask bit I=0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF.

Interrupt Request (IRQ) - This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The Halt line must be in the high state for interrupts to be serviced. Interrupts will be latched internally while Halt is low.

The \overline{IRQ} has a high impadance pullup device internal to the chip; however a 3 k Ω external resistor to VCC should be used for wire-OR and optimum control of interrupts.

Reset — This input is used to reset and start the MPU from a power down condition, resulting from a power failure or an initial start-up of the processor. If a high level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (FFFE, FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by IRQ.



Figure 9 shows the initialization of the microprocessor after restart. Reset must be held low for at least eight clock periods after VCC reaches 4.75 volts. If Reset goes high prior to the leading edge of ϕ 2, on the next ϕ 1 the first restart memory vector address (FFFE) will appear on the address lines. This location should contain the higher order eight bits to be stored into the program counter. Following, the next address FFFF should contain the lower order eight bits to be stored into the program counter.

Non-Maskable Interrupt (NMI) — A low-going edge on this input requests that a non-mask-interrupt sequence be generated within the processor. As with the Interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the Condition Code Register has no effect on NMI.

The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFFC and FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt routine in memory.

 \overline{NMI} has a high impedance pullup resistor internal to the chip; however a 3 k Ω external resistor to VCC should be used for wire-OR and optimum control of interrupts.

Inputs $\overline{\text{IRQ}}$ and $\overline{\text{NMI}}$ are hardware interrupt lines that are sampled during $\phi 2$ and will start the interrupt routine on the $\phi 1$ following the completion of an instruction.

Figure 10 is a flow chart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.





TABLE 1 - MEMORY MAP FOR INTERRUPT VECTORS

Vect	or	Description
MS	LS	Description
FFFE	FFFF	Restart
FFFC	FFFD	Non-maskable Interrupt
FFFA	FFFB	Software Interrupt
FFF8	FFF9	Interrupt Request





MPU REGISTERS

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Figure 11).

Program Counter – The program counter is a two byte (16-bits) register that points to the current program address.


Stack Pointer — The stack pointer is a two byte register that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access Read/Write memory that may

have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.


Index Register — The index register is a two byte register that is used to store data or a sixteen bit memory address for the Indexed mode of memory addressing.

Accumulators — The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit (ALU).









A

Condition Code Register - The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from bit 7 (C), and half carry from bit 3 (H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (1). The unused bits of the Condition Code Register (b6 and b7) are ones.

Figure 12 shows the order of saving the microprocessor status within the stack.

MPU INSTRUCTION SET

The MC6800 has a set of 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions (Tables 2 thru 6).

MPU ADDRESSING MODES

The MC6800 eight-bit microprocessing unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 7 along with the associated instruction execution time that is given in machine cycles. With a clock frequency of 1 MHz, these times would be microseconds.

Accumulator (ACCX) Addressing - In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

Immediate Addressing - In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MPU addresses this location when it fetches the immediate instruction for execution. These are two or three-byte instructions.

Direct Addressing - In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random access memory. These are two-byte instructions.

Extended Addressing - In extended addressing, the address contained in the second byte of the instruction is used as the higher eight-bits of the address of the operand. The third byte of the instruction is used as the lower eight-bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

Indexed Addressing - In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the MPU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

Implied Addressing - In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

Relative Addressing - In relative addressing, the address contained in the second byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of -125 to +129 bytes of the present instruction. These are twobyte instructions.

TABLE 2 - MICROPROCESSOR INSTRUCTION SET - ALPHABETIC SEQUENCE

ABA	Add Accumulators	CLR	Clear	PUL	Pull Data
ADC ADD AND ASL ASR	Add with Carry Add Logical And Arithmetic Shift Left Arithmetic Shift Right	CLV CMP COM CPX	Clear Overflow Compare Complement Compare Index Register	ROL ROR RTI RTS	Rotate Left Rotate Right Return from Interrupt Return from Subroutine
BCC BCS BEQ BGE	Branch if Carry Clear Branch if Carry Set Branch if Equal to Zero	DAA DEC DES DEX	Decimal Adjust Decrement Decrement Stack Pointer Decrement Index Register	SBA SBC SEC SEI	Subtract Accumulators Subtract with Carry Set Carry Set Interrupt Mask
BGT	Branch if Greater or Equal Zero Branch if Greater than Zero	EOR	Exclusive OR	SEV	Set Overflow
BHI BIT BLE BLS	Branch if Higher Bit Test Branch if Less or Equal Branch if Lower or Same	INC INS INX JMP	Increment Increment Stack Pointer Increment Index Register Jump	STA STS STX SUB SWI	Store Accumulator Store Stack Register Store Index Register Subtract Software Interrupt
BLT BMI	Branch if Less than Zero Branch if Minus	JSR	Jump to Subroutine	TAB	Transfer Accumulators
BNE BPL BRA BSR	Branch if Not Equal to Zero Branch if Plus Branch Always Branch to Subroutine	LDA LDS LDX LSR	Load Accumulator Load Stack Pointer Load Index Register Logical Shift Right	TAP TBA TPA TST	Transfer Accumulators to Condition Code Reg. Transfer Accumulators Transfer Condition Code Reg. to Accumulator Test
BVC BVS	Branch if Overflow Clear Branch if Overflow Set	NEG NOP	Negate No Operation	TSX	Transfer Stack Pointer to Index Register Transfer Index Register to Stack Pointer
CBA	Compare Accumulators Clear Carry	ORA	Inclusive OR Accumulator	WAI	Wait for Interrupt
CLI	Clear Interrupt Mask	PSH	Push Data		

					ADDRESSING MODES					BOOLEAN/ARITHMETIC OPERATION CONO. CODE REG.												
		1	MME	0	Ð	REC	T	INDEX EXTND IMPLIED		: All register labels					0							
PERATIONS	MNEMONIC	OP			OP	٠.	= }	OP.		2	QP.	_	- 7	OP	-	=	refer to contents)	H	Т	N	z [v	C
dd	ADDA	38	2	2	38	3	2	AB	5	2	88	1	3				A • 11 · A	1:	•	: ;	: [:	1:
	40D8	CB	2	2	08	3	2	€B	5	2	FB	1	3				3 · M · 6	1:	•	: [
ld Acmirs	ABA					_	. !			_				18	2	1	A - 8 - A		•			
d with Carry	ADCA	39 59	2	2	39	3	2 !		5	2	B9	4	3				'A+M+C -A '8+M+C -8	133	•	1		1:
d	ADCE	34	2	2	94 94	3	2	E9	5	2	F9 B4	1	3						•	: :		1:
1	4006	(4	2	2	الهار الهار	j J	2	E4	5	2	F4		3				8 · M · S	:		11	: P	
Text	RITA	35	2	2	35	3	2	A5	5	2	85	1	3				: A · M			: !		
1-3-	8:18	CS	2	2	25	3	2	25	5	2	F 5		3				8 11			::		•
df.	CLB			1			ì	óF	7	2	16	ŝ	2				90 - 4		•	R		R
	CLRA						- 1							1F	2	:	10 - A	•		я:		R
	CLAB												- 1	5F	2	2	90 - B		•	Βį	S F	R
: Itale	UNPA	31	ž	2	31	3	2 ;		2	2	18	:	1				. A 11	•	•	: 1	1	
	CMPB	(1	2	2	01	3	?	ΕI	5	2	FI	1	; i				8 W	•	•	:		1:
ngare Armors	684	ŀ					- !						-	11	2	*	A 3	: •	•	:		: :
agement 13	CUM							63	7	2	/3	6	3				M - M	•		- 1	: 9	S
	COMA						i							13	2	1	ā. · a	•	•	. 1		s
	COMB													23	2	1	8 -3	•	•	1		S
motement 2	NEGA NEGA						!	60		2	10	h	3 !	÷0	,	1	99 V - V 90 A - A	•	:	: 1		0
qate:	NEGA													50	2		: 00 д - д - 00 в - В		:			0
imai Athisti, A	DAA													19	2	1	Converts Binary Add of BCD Characters				. (Q	99
	0.00													' '	-	,	into BCD Format		•	٠,	٠.	4
remend	JEC							÷Α	,	٠, ١	/A	ó	3.				M : M			. !	:	
	DECA							,,,		-		,		14	2	1	A 1 - A			:		
	GECB													54	2	1	5 1 4			: 1		
ا ا ا سر ۱) ا	FURA	38	2	2.1	38	3	2 .	48	5	2	38	:	3 '		-		AGM : A			: 1		
	EORB	5.3	2	2	38	3	2	£3	5	2	F8	1	3 i				8 E M + B			÷	: l a	
project f	186							6C		2 '	70	ŝ	3				9-1-7		•	: 1	: 15	
	NCA												į	; (2	:	A = 1 · A	. • i	•	: •	15	•
	ACS.													50	2	3	4-1-8	•	•	::	: 85	<i>i</i> • <i>i</i>
Acoto	AAC.	₹6	2	3.	36	;	2	46	5	2	36	1	3				35 - A	•	•	1		•
	LOAS	U6	?	2	06)	2 :	8.5	5	2	+6	:	3				, M S	•	•	: 1	: 9	1 - 1
THE FROM SHE	AAFU	⊰Δ	2	2	92	3	2 ;	AA	5	2	5A	4	3				A + M + A	•	•	11	: я	
	CRAB	CA	2	2	DA	3	2	ЕΑ	5	2	FA	1	3				3 * M · 8	•	•	: [: A	
Data	PSHA						į.						i	36	1	1	A - MgP SP 1 + SP	•	•	-:		•
Duta	PULA						- 1						- 1	37	4	1	B - Mgp SP 1 - SP SP - 1 - SP Mgp - A	•	•	• 1		•
0318	PULB												- 1	33	4	i	SP - 1 - SP MSP - A SP - 1 - SP MSP - R			H	- -	
ile fett	101	•						59	7	2	79	6	3	33	•		7)			-1		:
	ROLA	ĺ						,,		`		•	٠,	19	2	,				1		1:
	ROLE			-									2	59	,	1	A)			11		1:
ate Auglit	808							66	1	2	76	6	.3:		-		vi			1	16	1:
	RURA									-				16	2	:	A) -= - ================================		•	11		4
	RORE						- !							56	2	1	C -10		•	: :	: 6	† :
t Lete Arethogetic	÷SL							68	i	2	78	6	3				v1 _	•	•	:	16	1:1
	÷SLA :													19	2	1	A) 0 - 1111111-0	•	•		1/8	
	÷2FB													58	2	!	31 4 4.	•	•		16	
ti Right Anthonetic	ASR							51	į	2 !	77	6	5 :				" — -	•	•		16	
	458A 4588													47	2	1	A	•	•		(6	1:1
t Basht Luan.	LSR						- 1	64	,		7.3		4.1	57	2	1	- 1	•				1:
ander suge	LSRA							04	'	2	. 1	6	3	14	2	ı.	4)	•		R :		1: (
	LSRU			1									٠.	54	2	1	A 0 - 1 50 - C	•		R :		11
Acmin	5144			,	9.7	4	2 :	Al	c	2	87	5	3	94	Ł	1	A - M	•	•	R	6	
	STAB				07	1	2	E/	6	2	F /	5	3				8 · V			: [
un f	5U6A	40	2	2	90	;	2	A()	5	2 1	80	1	3 :				A 11 - A			:1		
	SUBB	00	2	2	00	ì	2	EQ	5	2	FO	1	3.				8 7 8			i		1::
ract Acoustrs	38A													10	2	1	A 8 - A			:1		
s with Curry	SBCA	32	2	2	32	3	2	AZ	5	2	82	1	3 !				A M C -A		•	: [
	2808	C2	2	2	92	3	2	٤2	5	2		4	3				8 W C -8		•	1		1:1
nster Acristics	TAB			- 1						- 5				16	2	1	A - S		•	:1	R	•
	TBA													17	2	1	8 · A	•		:	R	
Lero or Manus	rst							бD		2	10	6	3 :			i	₩ 50	•		: :	R	
	TSTA BTZT													4D	2	1	A 90		•	: :	R	
				- 1										5D	2	1	8 00		•	:1:	į R	R

LEGENO

- Decention Code (Mexadecinal)
 Number of MPU Cicles
 Number of MPU Cicles
 Number of Program Bytes,
 Arithmetic Phils,
 Arithmetic Phils,
 Southard AND,

 MSp. Contents of memory rocation donnted to be Stack Pointer.
- Bounan Immosive OR
 Boorean Exchasive OR
 Complement of M
 Transfer Into:
 O Bit Zero
 Byte Zero

- Note: Accumulator addressing mode instructions are included in the column for IMPLIED addressing

CONDITION CODE SYMBOLS:

- H Half carry from bir 3
 I Interrupt mask
 N Negative issuin birs
 Z Zero totyte:
 U Overtow 25-pangkinness
 C Carry from bir 7
 R Reset Always
 S Sct Always
 Est And set if true created otherwise
 Not Affected



TABLE 4 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS


		11	MME	D	0	IRE	T	1	NOE	X		XTN	0	1N	PL1	0		5	4	3	Z į	1
POINTER OPERATIONS	MNEMONIC	OP	~	=	OP	~	=	OP	~	=	GP	~	=	0P	~	æ	BOOLEAN/ARITHMETIC OPERATION	н		-		
Compare Index Reg	CPX	8C	3	3	90	4	2	AC	6	2	ВC	5	3				XH - M, XL - (M + 1)	•	•	0	: K	3
Decrement Index Reg	DEX			ļ					1		i	1		09	4	1	X - 1 → X	•	•	•	: ;	•
Decrement Stack Potr	DES	İ		1				į	1	1				34	4	1	SP - 1 → SP		•	•	•	•
ncrement Index Reg	INX	1		1		ì		Ì	1				1	08	4	1	X + 1 → X	•	•	•	:	•
ncrement Stack Potr	INS	l			1		ļ	ļ	!		1	1		31	4	1	SP + 1 → SP	- 1	- 1	•		- 1
Load Index Reg	LOX	CE	3	3	0E	4	2	EE	6	2	FE	5	3		i		$M \rightarrow X_{H_*}(M+1) \rightarrow X_{L}$	•	•	31	: ;	R
Load Stack Potr	LOS	8E	3	3	9E	4	2	AE	6	2	BE	5	3	1			M SPH, (M + 1) -+ SPL			3		
Store Index Reg	STX	i			DF	5	2	EF	7	2	FF	6	3	į			$X_{H} = M, X_{L} \rightarrow (M+1)$	•	•	9	::	R
Store Stack Potr	STS	1			9F	5	2	AF	7	2	8 F	6	3			1	SPH - M. SPL - (M + 1)	•	•	9	: ;	R
ndx Reg - Stack Potr	TXS	i			l				1	i	į			35	4	1	X - 1 → SP	•	٠į	•	•	•
Stack Potr - Indx Reg	TSX						1	1	1					30	4	: 1	SP + 1 → X	•	•	•	•	•

TABLE 5 - JUMP AND BRANCH INSTRUCTIONS

																CO	NO.	. CO	DE	REG	
		RE	LAT	IVE		NDE	X		XTN	0	39	#LII	ED		5	T	Ī	3	2	1	1
OPERATIONS .	MREMONIC	OP	~	#	00	-	#	OP	Γ~	#	OP	~	#	BRANCH TEST	. Н		ıŢ	N	Z	٧	I
Branch Always	BRA	20	4	2					ĺ			i		None	•	10	• i	•	•	•	T
Branch If Carry Clear	BCC	24	4	2	1		1	l		i	1	1	i	C = 0	•	1	• 1	•	•	•	1
Branch If Carry Set	BCS	25	4	2	1	1	1		1			i	i	C = 1	•	1 6	•	•	•	•	1
Branch If = Zero	BEQ	27	4	2	1		1	1		1		1		Z = 1	•		•	•	•	•	1
Branch If ≥ Zero	BGE	7 2C	4	2		i			ŀ	1	į	1		N ⊕ V = 0	•		•	•	•	•	1
Branch If > Zero	BGT	2E	4	2	1				i	1	1			Z + (N + V) = 0	•	٠,	•	• i	•	•	ŀ
Branch If Higher	вні	22	4	2	1							1		C + Z = 0	•		•	• į	•	•	1
Branch II < Zero	BL€	2 F	4	2		1				l	ĺ	1		Z + (N @ V) = 1	•	1 6	•	• i	•	•	į.
Branch If Lower Or Same	BLS	23	4	2	1	1			-		i	İ	į l	C + Z = 1	•	1 .	•	•	•	•	١,
Branch If < Zero	BLT	20	4	2	1	1				1				N ⊕ V = 1	•	1	•	•	• [•	
Branch If Minus	BMI	28	4	2	ĺ				1			1		N = 1	•		•	٠i	•	•	
Branch If Not Equal Zero	BNE	26	4	2	1	!					i		1	Z = 0	•	1 6) i	•	•	•	1.
Branch If Overflow Clear	BVC	28	4	2		1		l	ļ			ĺ		V = 0	•	1.	٠į	•	•	•	1
Branch If Overflow Set	8VS	29	4	2	1		1	1	İ	1	}		1	V = 1	•		•	•	•	•	
Branch if Plus	BPL	2A	4	2		1	1		ļ		i	i		N = 0	•		•	•	•	•	ŀ,
Branch To Subroutine	BSR	80	8	2		ĺ			1	1		1)	•	1 6	•	٠į	•	•	1
Jump	JMP				6 E	4	2	7 E	3	3		1		See Special Operations	•		•	•	•	•	
Jump To Subroutine	JSR	Ì		l	AD	8	2	ВО	9	3)	•		·	•	•	•	1
No Operation	NOP							i		į	01	2	1	Advances Prog. Cntr. Only	•		•	٠i	•	•	1
Return From Interrupt	RTI	1						į			38	10	1		-	_	_	(1)	i) -	_	_
Return From Subroutine	RTS				1	1					39	5	1)	•		•	• [•	•	1
Softwere Interrupt	SWI					1					3F	12	1	See Special Operations	•	1 .	•	•	•	•	1
Weit for Interrupt *	WAI	l		1						i	3€	9	,).		10	ÌŒ	•	•	•	1

"WAI puts Address Bus, R.W., and Data Bus in the three-state made while VMA is held low.





CCR → Acmitr A TPA 07 CCR -A CONDITION CODE REGISTER NOTES: (But set if test is true and cleared otherwise)

A - CCR


·12)·

TAP


1	(Bit V)	Test: Result = 10000000?	7	(Bit N)	Test: Sign bit of most significant (MS) byte = 1?
2	(Bit C)	Test: Result = 00000000?	8	(Bit V)	Test: 2's complement overflow from subtraction of MS bytes?
3	(Bit C)	Test: Decimal value of most significant BCD Character greater than nine?	9	(Bit N)	Test: Result less than zero? (Bit 15 = 1)
		(Not cleared if previously set.)	10	(All)	Load Condition Code Register from Stack, (See Special Operations)
4	(Bit V)	Test: Operand = 10000000 prior to execution?	11	(Bit I)	Set when interrupt occurs. If previously set, a Non-Maskable
5	(Bit V)	Test: Operand = 011111111 prior to execution?			Interrupt is required to exit the west state.
6	(Bit V)	Test: Set equal to result of N⊕C after shift has occurred.	12	(AH)	Set according to the contents of Accumulator A.




Acmitr $A \rightarrow CCR$



NOTE Interrupt time is 12 cycles from the end of the instruction being executed, except following a WAT instruction. Then it is 4 cycles





	MITTIE	EIENS	INC	IES					
DIM	MIN	MAX	MIN	MAX					
A	50.29	51.31	1.980	2.020					
В	14.86	15 62	0.585	0.615					
C	2.54	4.19	0.100	0.165					
0	0.38	0.53	0.015	0.021					
F	0.76	1.40	0.030	0.055					
G	2.54	BSC	0.100 BSC						
Н	0.76	1.78	0.030	0.070					
J	0.20	0.33	0.008						
K	2.54	4.19	0.100	0.165					
Ļ	14.60	15.37	0.575	0.605					
M	-	10°	-	100					
N	0.51	1.52	0.020	0.060					

11 E.

1. LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIA (AT SEATING PLANE), AT MAX. MAT'L CONDITION.





SUMMARY OF CYCLE BY CYCLE OPERATION

Table 8 provides a detailed description of the information present on the Address Bus, Data Bus, Valid Memory Address line (VMA), and the Read/Write line (R/W) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hard-

ware as the control program is executed. The information is categorized in groups according to Addressing Mode and Number of Cycles per instruction. (In general, instructions with the same Addressing Mode and Number of Cycles execute in the same manner; exceptions are indicated in the table.)

TABLE 8 - OPERATION SUMMARY

Address Mode and Instructions	Cycles	Cycle	VMA Line	Address Bus	R/W Line	Deta Bus
IMMEDIATE						
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA AND ORA	2	2	1	Op Code Address + 1	1	Operand Data
BIT SBC						
CMP SUB	+	1	1	Op Code Address	1	Op Code
LDS	3	2	;		1	Operand Data (High Order Byte)
LDX	,	3	'	Op Code Address + 1 Op Code Address + 2		Operand Data (High Order Byte)
DIRECT	L			Op Code Address + 2	L.'.	Operand Data (EDW Order Byte)
ADC EOR	T	1	1 1	Op Code Address	Ti	Op Code
ADD LDA		2		Op Code Address + 1		Address of Operand
AND ORA BIT SBC	3	3	1	Address of Operand	1	Operand Data
CMP SUB		,	'	Address of Operand	'	Operand Data
CPX		1	1	Op Code Address	1	Op Code
LDS LDX	4	2	1	Op Code Address + 1	1	Address of Operand
	-	3	1	Address of Operand	1 1	Operand Data (High Order Byte)
	1	4	1	Operand Address + 1	1	Operand Data (Low Order Byte)
STA		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Destination Address
		3	0	Destination Address	1	Irrelevant Data (Note 1)
		4	1	Destination Address	0	Data from Accumulator
STS		1	1	Op Code Address	1	Op Code
STX		2	1	Op Code Address + 1	1	Address of Operand
	5	3	0	Address of Operand	1	Irrelevant Data (Note 1)
		4	1	Address of Operand	0	Register Data (High Order Byte)
		5	1	Address of Operand + 1	0	Register Data (Low Order Byte)
INDEXED						
JMP		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1 1	Offset
		3	0	Index Register	1 1	Irrelevant Data (Note 1)
	<u> </u>	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
ADC EOR ADD LDA		1	1	Op Code Address	1	Op Code
AND ORA	_	2	1	Op Code Address + 1	1	Offset
BIT SBC CMP SUB	5	3	0	Index Register	1	Irrelevant Data (Note 1)
CIMI 30B		4	0	Index Register Plus Offset (w/o Carry)	1 1	Irrelevant Data (Note 1)
		5	1	Index Register Plus Offset	1	Operand Data
CPX LDS		1	1	Op Code Address	1 1	Up Code
LDX		2	1	Op Code Address + 1	1	Offset
	6	3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Indax Register Plus Offset (w/o Carry)	1 1	Irrelevant Data (Note 1)
		5	1	Index Register Plus Offset	1	Operand Data (High Order Byte)
		6	1	Index Register Plus Offset + 1	1 1	Operand Data (Low Order Byte)





Address Mode		Cycle			R/W	_
and Instructions	Cycles	#	Line	Address Bus	Line	Data Bus
INDEXED (Continued)		1	1	Op Code Address	1	Op Code
3 10		2	,	Op Code Address + 1		Offset
		3	0	Index Register	;	Irrelevant Data (Note 1)
	6	4	0	Index Register Plus Offset (w/o Carry)	;	
		5	0	Index Register Plus Offset (W/O Carry)	1	Irrelevant Data (Note 1) Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	,	Operand Data
ASL LSR		-	1	Op Code Address	1	Op Code
ASR NEG		2	1	Op Code Address + 1	,	Offset
CLR ROL COM ROR		3	0	Index Register	1	irrelevant Data (Note 1)
DEC TST	7	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
INC		5	1	Index Register Plus Offset	1	Current Operand Data
		6	0	Index Register Plus Offset		Irrelavant Data (Note 1)
		7	1/0	Index Register Plus Offset	ò	New Operand Data (Note 3)
			(Note		ŭ	Trem Operano Data (Note 3)
			3)			0-0-1
STS STX		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
	7	3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		6	1	Indax Register Plus Offset	0	Operand Data (High Order Byte)
		7	1	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
JSR		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
	8	4	1	Stack Pointer	0	Return Address (Low Order Byta)
		5	1	Stack Pointer — 1	0	Return Address (High Order Syte)
		6	0	Stack Pointer — 2	1	Irrelevant Data (Note 1)
		7	0	Index Register	1	Irrelevant Data (Note 1)
EXTENDED	1	8	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
JMP		1	1	Op Code Address	1	0-0-4
ALVIP	3	2	1	Op Code Address + 1	1	Op Code
	3	3	1	Op Code Address + 2	1	Jump Address (High Order Byte)
ADC EOR		1	1	Op Code Address + 2		Jump Address (Low Order Byte)
ADD LDA		2	1		1	Op Code
AND ORA	4	3	1	Op Code Address + 1		Address of Operand (High Order Syte
BIT SBC		4	' i	Op Code Address + 2 Address of Operand	1	Address of Operand (Low Order Byte
CPX		1	1			Operand Data
DS		- 1	1	Op Code Address	!	Op Code
LDX	5	2	1	Op Code Address + 1 Op Code Address + 2	1	Address of Operand (High Order Byte
	• •	4	1		1	Address of Operand (Low Order Byte
	Ì	5	,	Address of Operand	!	Operand Data (High Order Byte)
STA A		1	1	Address of Operand + 1		Operand Data (Low Order Byte)
TA B	1			Op Code Address	1	Op Code
	- 1	2	!	Op Code Address + 1	1	Destination Address (High Order Byte
i	5	3	1	Op Code Address + 2	1	Destination Address (Low Order Byte
		4	0	Operand Destination Address	1	irrelevant Data (Note 1)
120		5		Operand Destination Address	0	Data from Accumulator
ASL LSR ASR NEG		1	1	Op Code Address	1	Op Code
CLR ROL		2	!	Op Code Address + 1	!	Address of Operand (High Order Byte
COM ROR DEC TST	6	3	!	Op Code Address + 2	1	Address of Operand (Low Order Byte)
JEC 131 1		4	1	Address of Operand	1	Current Operand Data
	I	_	ا ہ		. 1	
NC		5 6	0 1/0	Address of Operand Address of Operand	1 0	irrelevant Data (Note 1) New Operand Data (Note 3)



Address Mode		Cycle	VMA		R/W	
and Instructions	Cycles	=	Line	Address Bus	Line	Data Bus
EXTENDED (Continued)	,				1 1	O- Code
STS STX	İ	1	1	Op Code Address	1 1	Op Code
317		2	1	Op Code Address + 1	!	Address of Operand (High Order Byte)
	6	3	1	Op Code Address + 2	1 1	Address of Operand (Low Order Byte)
		4	0	Address of Operand	1 0	Irrelevant Data (Note 1)
	1	5	1	Address of Operand	1 1	Operand Data (High Order Byte)
		6	1	Address of Operand + 1	0	Operand Data (Low Order Byte)
JSR		1	1	Op Code Address	1 1	Op Code
		2	1	Op Code Address + 1	1	Address of Subroutine (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Subroutine (Luw Order Byte)
		4	1	Subroutine Starting Address	1	Op Code of Next Instruction
	9	5	1	Stack Pointer	0	Return Address (Low Order Byte)
]	6	1	Stack Pointer — 1	0	Return Address (High Order Byte)
		7	0	Stack Pointer - 2	1	Irrelevant Data (Note 1)
		8	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
	l	9	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
INHERENT						
ABA DAA SEC	2	1	1	Op Code Address	1	Op Code
ASL DEC SEI ASR INC SEV	1	2	1	Op Code Address + 1	1	Op Code of Next Instruction
CBA LSR TAB						
CLC NEG TAP CLI NOP TBA	-					
CLR ROL TPA						
CLV ROR TST COM SBA	ĺ	İ				
DES	<u> </u>	1	1	Op Code Address	1	Op Code
DEX	1	2	1	Op Code Address + 1	1	Op Code of Next Instruction
INS	4	3	0	Previous Register Contents	1	Irrelevant Data (Note 1)
1140	İ	4	0	New Register Contents	1	Irrelevant Data (Note 1)
PSH		1	1	Op Code Address	1	Op Code
ron		2		Op Code Address + 1	1	Op Code of Next Instruction
	4	3	1	Stack Pointer	0	Accumulator Data
		4	0	Stack Pointer — 1	1	Accumulator Data
0.11	-	1	1	Op Code Address	1	Op Code
PUL		į.		Op Code Address + 1		Op Code of Next Instruction
	4	2		Stack Pointer		Irrelevant Data (Note 1)
		3	0		1	
	 	4	1	Stack Pointer + 1	+ ;	Operand Data from Stack
TSX		1	1	Op Code Address	1 1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	0	Stack Pointer	1 !	Irrelevant Data (Note 1)
		4	0	New Index Register	1	Irrelevant Data (Note 1)
TXS		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1 1	Op Code of Next Instruction
		3	0	Index Register	1 1	Irrelevant Data
	ļ	4	0	New Stack Pointer	1	Irrelevant Data
RTS		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 2)
	5	3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)
		5	1	Stack Pointer + 2	1	Address of Next Instruction (Low Order Byte)



Address Mode and Instructions	Cycles	Cycle	VMA Line	Address Bus	R/W Line	Deta Bus
NHERENT (Continued)	1 - /					
WAI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
	1	3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer - 1	0	Return Address (High Order Byte)
	9	5	1	Stack Pointer - 2	0	Index Register (Low Order Byte)
		6	1	Stack Pointer - 3	0	Index Register (High Order Byte)
		7	1	Stack Pointer - 4	0	Contents of Accumulator A
	1	8	1	Stack Pointer - 5	0	Contents of Accumulator B
		9	1	Stack Pointer - 6 (Note 4)	1	Contents of Cond. Code Register
RTI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	irrelevant Data (Note 2)
		3	0	Stack Pointer	1	irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Contents of Cond. Code Register from Stack
	10	5	1	Stack Pointer + 2	1	Contents of Accumulator B from Stack
		6	1	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	1	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)
		8	1	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)
		9	1	Stack Pointer + 6	1	Next Instruction Address from Stack (High Order Byte)
		10	1	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
SWI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 1)
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer — 1	0	Return Address (High Order Byte)
	1	5	1	Stack Pointer - 2	0	Index Register (Low Order Byte)
	12	6	- 1	Stack Pointer - 3	0	Index Register (High Order Byte)
	'2	7	1	Stack Pointer - 4	0	Contents of Accumulator A
		8	1	Stack Pointer - 5	0	Contents of Accumulator B
		9	1	Stack Pointer - 6	0	Contents of Cond. Code Register
		10	0	Stack Pointer - 7	1	Irrelevant Data (Note 1)
		11	1	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
		12	1	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)
RELATIVE						
BCC BHI BNE		1	1	Op Code Address	1	Op Code
BCS BLE BPL BEQ BLS BRA	4	2	1	Op Code Address + 1	1	Branch Offset
BGE BLT BVC	,	3	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
BGT BMI BVS		4	0	Branch Address	1	Irrelevant Data (Note 1)
BSR		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	,	Branch Offset
		3	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer	0	Return Address (Low Order Byte)
	8	5	1	Stack Pointer — 1	0	Return Address (High Order Byte)
		6	0	Stack Pointer - 2	1	Irrelevant Data (Note 1)

⁰ Subroutine Address 1 Irrelevant Data (Note 1) Note 1.

If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition. Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.

Data is ignored by the MPU.

For TST, VMA = 0 and Operand data does not change.

While the MPU is waiting for the interrupt, Bus Available will go high indicating the following states of the control lines: VMA is low; Address Bus, R/W, and Data Bus are all in the high impedance state. Note 2. Note 3. Note 4.







0 to 70°C; L or P Suffix)

MC6820C

(-40 to 85°C; L Suffix only)

PERIPHERAL INTERFACE ADAPTER (PIA)

The MC6820 Peripheral Interface Adapter provides the universal means of interfacing peripheral equipment to the MC6800 Microprocessing Unit (MPU). This device is capable of interfacing the MPU to peripherals through two 8-bit bidirectional peripheral data buses and four control lines. No external logic is required for interfacing to most peripheral devices.


The functional configuration of the PIA is programmed by the MPU during system initialization. Each of the peripheral data lines can be programmed to act as an input or output, and each of the four control/interrupt lines may be programmed for one of several control modes. This allows a high degree of flexibility in the over-all operation of the interface.

- 8-Bit Bidirectional Data Bus for Communication with the MPU
- Two Bidirectional 8-Bit Buses for Interface to Peripherals
- Two Programmable Control Registers
- Two Programmable Data Direction Registers
- Four Individually-Controlled Interrupt Input Lines; Two Usable as Peripheral Control Outputs
- Handshake Control Logic for Input and Output Peripheral Operation
- High-Impedance 3-State and Direct Transistor Drive Peripheral Lines
- Program Controlled Interrupt and Interrupt Disable Capability
- CMOS Drive Capability on Side A Peripheral Lines

MOS

(N-CHANNEL, SILICON-GATE)


PERIPHERAL INTERFACE ADAPTER



NOT SHOWN:

PSUFFIX

PLASTIC PACKAGE CASE 711



ELECTRICAL CHARACTERISTICS (VCC = 5.0 V ±5%, VSS = 0, TA =	= 0 to 70°C unless otherwise noted.)
--	--------------------------------------

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage Enable Other Inputs	Viн	V _{SS} + 2.4 V _{SS} + 2.0	-	Vcc Vcc	Vdd
Input Low Voltage Enable Other Inputs	٧١٢	V _{SS} -0.3 V _{SS} -0.3	-	V _{SS} + 0.4 V _{SS} + 0.8	Vdc
Input Leakage Current R/W, Reset , RS0, RS1, CS0, CS1, CS2, CA1,	1 _{in}	_	1.0	2.5	μAd
(V _{in} = 0 to 5.25 Vdc) CB1, Enable Three-State (Off State) Input Current D0-D7, P80-P87, C82	[[] TSI		2.0	10	μAd
(V _{in} = 0.4 to 2.4 Vdc) Input High Current PA0-PA7, CA2	ЧН	-100	-250		μAd
(V _{IH} = 2.4 Vdc) Input Low Current PA0-PA7, CA2	111		-1.0	-1.6	mAd
(V _{IL} = 0.4 Vdc)			-1.0		
Output High Voltage (ILoad = -205 μ Adc, Enable Pulse Width < 25 μ s) D0-D7 (ILoad = -100 μ Adc, Enable Pulse Width <25 μ s) Other Outputs	∨он	V _{SS} + 2.4 V _{SS} + 2.4	-	-	Vdc
Output Low Voltage (IlLoad = 1.6 mAdc, Enable Pulse Width < 25 \mus)	VOL	_	_	V _{SS} + 0.4	Vdc
Output High Current (Sourcing)	1ОН			 	
(V _{OH} = 2.4 Vdc) D0-D7 Other Outputs	·On	-205 -100	-	-	μAd μAd
(V _O = 1.5 Vdc, the current for driving other than TTL, e.g., Darlington Base) P80-P87, C82		-1.0	-2.5	-10	mAd
Output Low Current (Sinking) (VOL = 0.4 Vdc)	IOL	1.6	-	-	mAd
Dutput Leakage Current (Off State) IRQA, IRQB (VOH = 2.4 Vdc) IRQB	¹ LOH	-	1.0	10	μAd
Power Dissipation	PD	_	-	650	m٧
nout Capacitance Enable {Vin = 0, TA = 25°C, f = 1.0 MHz} D0-07	Cin		-	20 12.5	pF
PAO-PA7, PBO-PB7, CA2, CB2 R/W, Reset, RS0, RS1, CS0, CS1, CS2, CA1, CB1		-	-	10 7.5	
Output Capacitance IRQA, IRQB (V _{in} = 0, T _A = 25°C, f = 1.0 MHz) P80-P87	Cout	-	-	5.0 10	pF
Peripheral Data Setup Time (Figure 1)	tPDSU	200			ns
Delay Time, Enable negative transition to CA2 negative transition (Figure 2, 3)	tCA2	-	_	1.0	μς
Delay Time, Enable negative transition to CA2 positive transition (Figure 2)	^t RS1	-	_	1.0	μς
Rise and Fall Times for CA1 and CA2 input signals (Figure 3)	t _r ,t _f	-	-	1.0	μs
Delay Time from CA1 active transition to CA2 positive transition (Figure 3)	tRS2	_	_	2.0	μ\$
Delay Time, Enable negative transition to Peripheral Data valid (Figures 4, 5)	tPDW	_	-	1.0	μs
Delay Time, Enable negative transition to Peripheral CMOS Data Valid (VCC - 30% VCC, Figure 4; Figure 12 Load C) PA0-PA7, CA2	tcMOS	_	-	2.0	μs
Delay Time, Enable positive transition to CB2 negative transition (Figure 6, 7)	tCB2	-	-	1.0	μs
Delay Time, Paripheral Data valid to CB2 negative transition (Figure 5)	τDC	20	-	-	ns
Delay Time, Enable positive transition to CB2 positive transition (Figure 6)	tRS1	-	-	1.0	μS
Rise and Fall Time for CB1 and CB2 input signals (Figure 7)	t _r ,t _f	_	_	1.0	μs
Delay Time, CB1 active transition to CB2 positive transition (Figure 7)	tRS2	-	_	2.0	μs
nterrupt Release Time, IRQA and IRQB (Figure 8)	tiB	_	_	1.6	μs
Reset Low Time* (Figure 9)	tRL	2.0	_	_	μs

 $^{^{\}circ}$ The Reset line must be high a minimum of 1.0 μs before addressing the PIA.



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	Vdc
Input Voltage	Vin	-0.3 to +7.0	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +150	°c
Thermal Resistance	θJA	82.5	°C/W

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applica-tion of any voltage higher than maximum rated voltages to this high impedance circuit.

BUS TIMING CHARACTERISTICS

READ (Figures 10 and 12)

Characteristic	Symbol	Min	Тур	Max	Unit
Enable Cycle Time	tcvcE	1.0	-	-	μs
Enable Pulse Width, High	PWEH	0.45	-	25	μς
Enable Pulse Width, Low	PWEL	0.43	-	-	μs
Setup Time, Address and R/W valid to Enable positive transition	tAS	160	-	-	ns
Data Delay Time	†DDR	-	-	320	ns
Data Hold Time	tн	10	-	-	ns
Address Hold Time	t _A H	10	-	-	ns
Rise and Fall Time for Enable input	ter. tef	-	-	25	ns
	tAH		-	25	_

TTTTE (1 iguits 17 dita 12)					
Enable Cycle Time	t _{cyc} E	1.0	-	-	μs
Enable Pulse Width, High	PWEH	0.45	-	25	μS
Enable Pulse Width, Low	PWEL	0.43	-	-	μs
Setup Time, Address and R/W valid to Enable positive transition	†AS	160	-	-	ns
Data Setup Time	tDSW	195	-	-	ns
Data Hold Time	ŧн	10	-	-	nş
Address Hold Time	t _A H	10	-	_	ns
Rise and Fall Time for Enable input	tEr, tEf	-		25	ns

FIGURE 1 - PERIPHERAL DATA SETUP TIME

(Read Mode)




FIGURE 2 - CA2 DELAY TIME (Read Mode; CRA-5 = CRA-3 = 1, CRA-4 = 0)




FIGURE 3 — CA2 DELAY TIME (Read Mode; CRA-5 = 1, CRA-3 = CRA-4 = 0)




FIGURE 4 -- PERIPHERAL CMOS DATA DELAY TIMES (Write Mode; CRA-5 = CRA-3 = 1, CRA-4 = 0)




FIGURE 6 - CB2 DELAY TIME (Write Mode; CRB-5 = CRB-3 = 1, CRB-4 = 0)




FIGURE 8 - TRO RELEASE TIME




FIGURE 10 - BUS READ TIMING CHARACTERISTICS




FIGURE 5 — PERIPHERAL DATA AND CB2 DELAY TIMES (Write Mode; CRB-5 = CRB-3 = 1, CRB-4 = 0)




FIGURE 7 - CB2 DELAY TIME (Write Mode; CRB-5 = 1, CRB-3 = CRB-4 = 0)




FIGURE 9 - RESET LOW TIME






FIGURE 11 — BUS WRITE TIMING CHARACTERISTICS (Write Information into PIA)







PIA INTERFACE SIGNALS FOR MPU

The PIA interfaces to the MC6800 MPU with an eight-bit bi-directional data bus, three chip select lines, two register select lines, two interrupt request lines, read/write line, enable line and reset line. These signals, in conjunction with the MC6800 VMA output, permit the MPU to have complete control over the PIA. VMA should be utilized in conjunction with an MPU address line into a chip select of the PIA.

PIA Bi-Directional Data (D0-D7) - The bi-directional data lines (D0-D7) allow the transfer of data between the MPU and the PIA. The data bus output drivers are three-state devices that remain in the high-impedance (off) state except when the MPU performs a PIA read operation. The Read/Write line is in the Read (high) state when the PIA is selected for a Read operation.

PIA Enable (E) — The enable pulse, E, is the only timing signal that is supplied to the PIA. Timing of all other signals is referenced to the leading and trailing edges of the E pulse. This signal will normally be a derivative of the MC6800 o2 Clock.

PIA Read/Write (R/W) — This signal is generated by the MPU to control the direction of data transfers on the Data Bus. A low state on the PIA Read/Write line enables the input buffers and data is transferred from the MPU to the PIA on the E signal if the device has been selected. A high on the Read/Write line sets up the PIA for a transfer of data to the bus. The PIA output buffers are enabled when the proper address and the enable pulse E are present.

Reset — The active low Reset line is used to reset all register bits in the PIA to a logical zero (low). This line can be used as a power-on reset and as a master reset during system operation.

PIA Chip Select (CS0, CS1 and $\overline{\text{CS2}}$) — These three input signals are used to select the PIA. CS0 and CS1 must be high and $\overline{\text{CS2}}$ must be low for selection of the device. Data transfers are then performed under the control of the Enable and Read/Write signals. The chip select lines must be stable for the duration of the E pulse. The device is deselected when any of the chip selects are in the inactive state.

PIA Register Select (RS0 and RS1) — The two register select lines are used to select the various registers inside the PIA. These two lines are used in conjunction with internal Control Registers to select a particular register that is to be written or read.

The register and chip select lines should be stable for the duration of the E pulse while in the read or write cycle.

Interrupt Request (IRQA and IRQB) — The active low Interrupt Request lines (IRQA and IRQB) act to interrupt the MPU either directly or through interrupt priority circuitry. These lines are "open drain" (no load device on the chip). This permits all interrupt request lines to be tied together in a wire-OR configuration.


Each Interrupt Request line has two internal interrupt flag bits that can cause the Interrupt Request line to go low. Each flag bit is associated with a particular peripheral interrupt line. Also four interrupt enable bits are provided in the PIA which may be used to inhibit a particular interrupt from a peripheral device.

Servicing an interrupt by the MPU may be accomplished by a software routine that, on a prioritized basis, sequentially reads and tests the two control registers in each.PIA for interrupt flag bits that are set.

The interrupt flags are cleared (zeroed) as a result of an







MPU Read Peripheral Data Operation of the corresponding data register. After being cleared, the interrupt flag bit cannot be enabled to be set until the PIA is deselected during an E pulse. The E pulse is used to condition the interrupt control lines (CA1, CA2, CB1, CB2). When these lines are used as interrupt inputs at least one E

pulse must occur from the inactive edge to the active edge of the interrupt input signal to condition the edge sense network. If the interrupt flag has been enabled and the edge sense circuit has been properly conditioned, the interrupt flag will be set on the next active transition of the interrupt input pin.

PIA PERIPHERAL INTERFACE LINES

The PIA provides two 8-bit bi-directional data buses and four interrupt/control lines for interfacing to peripheral devices.

Section A Peripheral Data (PAO-PA7) — Each of the peripheral data lines can be programmed to act as an input or output. This is accomplished by setting a "1" in the corresponding Data Direction Register bit for those lines which are to be outputs. A "0" in a bit of the Data Direction Register causes the corresponding peripheral data line to act as an input. During an MPU Read Peripheral Data Operation, the data on peripheral lines programmed to act as inputs appears directly on the corresponding MPU Data Bus lines. In the input mode the internal pullup resistor on these lines represents a maximum of one standard TTL load.

The data in Output Register A will appear on the data lines that are programmed to be outputs. A logical "1" written into the register will cause a "high" on the corresponding data line while a "0" results in a "low". Data in Output Register A may be read by an MPU "Read Peripheral Data A" operation when the corresponding lines are programmed as outputs. This data will be read properly if the voltage on the peripheral data lines is greater than 2.0 volts for a logic "1" output and less than 0.8 volt for a logic "0" output. Loading the output lines such that the voltage on these lines does not reach full voltage causes the data transferred into the MPU on a Read operation to differ from that contained in the respective bit of Output Register A.

Section B Peripheral Data (PB0-PB7) — The peripheral data lines in the B Section of the PIA can be programmed to act as either inputs or outputs in a similar manner to PA0-PA7. However, the output buffers driving these lines differ from those driving lines PA0-PA7. They have three-

state capability, allowing them to enter a high impedance state when the peripheral data line is used as an input. In addition, data on the peripheral data lines PBO-PB7 will be read properly from those lines programmed as outputs even if the voltages are below 2.0 volts for a "high". As outputs, these lines are compatible with standard TTL and may also be used as a source of up to 1 milliampere at 1.5 volts to directly drive the base of a transistor switch.

Interrupt Input (CA1 and CB1) — Peripheral Input lines CA1 and CB1 are input only lines that set the interrupt flags of the control registers. The active transition for these signals is also programmed by the two control registers.

Peripheral Control (CA2) — The peripheral control line CA2 can be programmed to act as an interrupt input or as a peripheral control output. As an output, this line is compatible with standard TTL; as an input the internal pullup resistor on this line represents one standard TTL load. The function of this signal line is programmed with Control Register A.

Peripheral Control (CB2) — Peripheral Control line CB2 may also be programmed to act as an interrupt input or peripheral control output. As an input, this line has high input impedance and is compatible with standard TTL. As an output it is compatible with standard TTL and may also be used as a source of up to 1 milliampere at 1.5 volts to directly drive the base of a transistor switch. This line is programmed by Control Register B.

NOTE: It is recommended that the control lines (CA1, CA2, CB1, CB2) should be held in a logic 1 state when $\overline{\text{Reset}}$ is active to prevent setting of corresponding interrupt flags in the control register when $\overline{\text{Reset}}$ goes to an inactive state. Subsequent to $\overline{\text{Reset}}$ going inactive, a read of the data registers may be used to clear any undesired interrupt flags.



INTERNAL CONTROLS

There are six locations within the PIA accessible to the MPU data bus: two Peripheral Registers, two Data Direction Registers, and two Control Registers. Selection of these locations is controlled by the RSO and RS1 inputs together with bit 2 in the Control Register, as shown in Table 1.

TABLE 1 - INTERNAL ADDRESSING

		Control Register Bit		
RS1	RS0	CRA-2	CRB-2	Location Selected
0	0	1	×	Peripheral Register A
0	0	0	×	Data Direction Register A
0	1	×	x	Control Register A
1	0	X	1	Peripheral Register B
1	0	х	0	Data Direction Register B
1	1	×	×	Control Register B

X = Don't Care

INITIALIZATION

A low reset line has the effect of zeroing all PIA registers. This will set PA0-PA7, PB0-PB7, CA2 and CB2 as inputs, and all interrupts disabled. The PIA must be configured during the restart program which follows the reset.

Details of possible configurations of the Data Direction and Control Register are as follows.

DATA DIRECTION REGISTERS (DDRA and DDRB)

The two Data Direction Registers allow the MPU to control the direction of data through each corresponding peripheral data line. A Data Direction Register bit set at "0" configures the corresponding peripheral data line as an input; a "1" results in an output.

CONTROL REGISTERS (CRA and CRB)

The two Control Registers (CRA and CRB) allow the MPU to control the operation of the four peripheral control lines CA1, CA2, CB1 and CB2. In addition they allow the MPU to enable the interrupt lines and monitor the status of the interrupt flags. Bits 0 through 5 of the two registers may be written or read by the MPU when the proper chip select and register select signals are applied. Bits 6 and 7 of the two registers are read only and are modified by external interrupts occurring on control lines CA1, CA2, CB1 or CB2. The format of the control words is shown in Table 2.

TABLE 2 - CONTROL WORD FORMAT

	7	6	5	4	3	2	1	0
CRA	IRQA1	IRQA2	CA2 Control			DDRA Access	CA1	Control
	7	6	5	4	2	2	1	
		0	,		3		_	

Data Direction Access Control Bit (CRA-2 and CRB-2) — Bit 2 in each Control register (CRA and CRB) allows

selection of either a Peripheral Interface Register or the Data Direction Register when the proper register select signals are applied to RSO and RS1.

Interrupt Flags (CRA-6, CRA-7, CRB-6, and CRB-7) — The four interrupt flag bits are set by active transitions of signals on the four Interrupt and Peripheral Control lines when those lines are programmed to be inputs. These bits cannot be set directly from the MPU Data Bus and are reset indirectly by a Read Peripheral Data Operation on the appropriate section.

TABLE 3 - CONTROL OF INTERRUPT INPUTS CA1 AND CB1

CRA-1 (CRB-1)	CRA-0 (CRB-0)	Interrupt Input CA1 (CB1)	Interrupt Flag CRA-7 (CRB-7)	MPU interrupt Request IRQA (IRQB)
0	0	↓ Active	Set high on ; of CA1 (CB1)	Disabled — IRQ re- mains high
0	1	; Active	Set high on ; of CA1 (CB1)	Goes low when the interrupt flag bit CRA-7 (CRB-7) goes high
1	0	† Active	Set high on 1 of CA1 (CB1)	Disabled — IRQ re- mains high
1	1	† Active	Set high on 1 of CA1 (CB1)	Goes low when the interrupt flag bit CRA-7 (CRB-7) goes high

Notes: 1. † indicates positive transition (low to high)

- 2. ; indicates negative transition (high to low)
- The Interrupt flag bit CRA-7 is cleared by an MPU Read of the A Data Register, and CRB-7 is cleared by an MPU Read of the B Data Register.
- 4 If CRA-0 (CRB-0) is low when an interrupt occurs (Interrupt disabled) and is later brought high, IRQA (IRQB) occurs after CRA-0 (CRB-0) is written to a "one".



Control of CA1 and CB1 Interrupt Input Lines (CRA-0, CRB-0, CRA-1, and CRB-1) - The two lowest order bits of the control registers are used to control the interrupt input lines CA1 and CB1. Bits CRA-0 and CRB-0 are used to enable the MPU interrupt signals $\overline{\text{IRQA}}$ and $\overline{\text{IRQB}}$, respectively. Bits CRA-1 and CRB-1 determine the active transition of the interrupt input signals CA1 and CB1 (Table 3).

TABLE 4 - CONTROL OF CA2 AND CB2 AS INTERRUPT INPUTS CRA5 (CRB5) is low

CRA-5 (CRB-5)	CRA-4 (CRB-4)	CRA-3 (CRB-3)	Interrupt Input CA2 (CB2)	Interrupt Flag CRA-6 (CRB-6)	MPU Interrupt Request IRQA (IRQB)
0	0	0	Active	Set high on ; of CA2 (CB2)	Disabled — IRQ re- mains high
0	0	1	, Active	Set high on , of CA2 (CB2)	Goes low when the interrupt flag bit CRA-6 (CRB-6) goes high
0	1	0	* Active	Set high on 1 of CA2 (CB2)	Disabled — IRQ re- mains high
0	1	1	* Active	Set high on 1 of CA2 (CB2)	Goes low when the interrupt flag bit CRA-6 (CRB-6) goes high

- Notes: 1. * indicates positive transition (low to high)
 - 2. , indicates negative transition (high to low)
 - 3. The Interrupt flag bit CRA-6 is cleared by an MPU Read of the A Data Register and CRB-6 is cleared by an MPU Read of the B Data Register
 - If CRA-3 (CRB-3) is-low when an interrupt occurs (Interrupt disabled) and is later brought high, IRQA (IRQB) occurs after CRA-3 (CRB-3) is written to a "one".

TABLE 5 - CONTROL OF CB2 AS AN OUTPUT CRB-5 is high

			C82			
CRB-5	CRB-4	CRB-3	Cleared	Set		
1	0	0	Low on the positive transition of the first E pulse following an MPU Write "B" Data Register operation.	High when the interrupt flag bit CRB-7 is set by an active transi- tion of the CB1 signal.		
1	0	1	Low on the positive transition of the first E pulse after an MPU Write "B" Data Register opera- tion.	High on the positive edge of the first "E" pulse following an "E" pulse which occurred while the part was deselected.		
1	1	0	Low when CRB-3 goes low as a result of an MPU Write in Control Register "B"	Always low as long as CRB-3 is low. Will go high on an MPU Write in Control Register "B" that changes CRB-3 to "one".		
1	1	1	Always high as long as CRB-3 is high. Will be cleared when an MPU Write Control Register "B" results in clearing CRB-3 to "zero".	High when CRB-3 goes high as a result of an MPU Write into Control Register "B".		




Control of CA2 and CB2 Peripheral Control Lines (CRA-3, CRA-4, CRA-5, CRB-3, CRB-4, and CRB-5) — Bits 3, 4, and 5 of the two control registers are used to control the CA2 and CB2 Peripheral Control lines. These bits determine if the control lines will be an interrupt input or an output control signal. If bit CRA-5 (CRB-5)

is low, CA2 (CB2) is an interrupt input line similar to CA1 (CB1) (Table 4). When CRA-5 (CRB-5) is high, CA2 (CB2) becomes an output signal that may be used to control peripheral data transfers. When in the output mode, CA2 and CB2 have slightly different characteristics (Tables 5 and 6).


TABLE 6 — CONTROL OF CA-2 AS AN OUTPUT CRA-5 is high

CRA-5 CRA-4 CRA-3				A2 S		
CHA-5	CHA4	CHA-3	Cleared	Set		
1	0	0	Low on negative transition of E after an MPU Read "A" Data operation.	High when the interrupt flag bit CRA-7 is set by an active transition of the CA1 signal.		
1	0	1	Low on negative transition of E after an MPU Read "A" Data operation.	High on the negative edge of the first "E" pulse which occurs during a deselect.		
1	1	0	Low when CRA-3 goes low as a result of an MPU Write to Control Register "A".	Aiways low as long as CRA-3 is low. Will go high on an MPU Write to Control Register "A" that changes CRA-3 to "one".		
1	1	1	Always high as long as CRA-3 is high. Will be cleared on an MPU Write to Control Register "A" that clears CRA-3 to a "zero".	High when CRA-3 goes high as a result of an MPU Write to Control Register "A".		

PIN ASSIGNMENT



PACKAGE DIMENSIONS







(0 to 70°C; L or P Suffix

MC6850C

(-40 to 85°C; L Suffix only)

ASYNCHRONOUS COMMUNICATIONS INTERFACE ADAPTER (ACIA)

The MC6850 Asynchronous Communications Interface Adapter provides the data formatting and control to interface serial asynchronous data communications information to bus organized systems such as the MC6800 Microprocessing Unit.


The bus interface of the MC6850 includes select, enable, read/write, interrupt and bus interface logic to allow data transfer over an 8-bit bi-directional data bus. The parallel data of the bus system is serially transmitted and received by the asynchronous data interface, with proper formatting and error checking. The functional configuration of the ACIA is programmed via the data bus during system initialization. A programmable Control Register provides variable word lengths, clock division ratios, transmit control, receive control, and interrupt control. For peripheral or modem operation three control lines are provided. These lines allow the ACIA to interface directly with the MC6860L 0-600 bps digital modem.

- Eight and Nine-Bit Transmission
- Optional Even and Odd Parity
- Parity, Overrun and Framing Error Checking
- Programmable Control Register
- Optional ÷1, ÷16, and ÷64 Clock Modes
- Up to 500 kbps Transmission
- False Start Bit Deletion
- Peripheral/Modem Control Functions
- Double Buffered
- One or Two Stop Bit Operation

MOS

(N-CHANNEL, SILICON-GATE)

ASYNCHRONOUS COMMUNICATIONS INTERFACE ADAPTER




L SUFFIX CERAMIC PACKAGE CASE 716

NOT SHOWN

P SUFFIX

PLASTIC PACKAGE CASE 709





MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	Vdc
Input Voltage	Vin	-0.3 to +7.0	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stq}	-55 to +150	°C
Thermal Resistance	θJA	82.5	oC/M

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V ±5%, V_{SS} = 0, T_A = 0 to 70°C unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage	VιΗ	V _{SS} + 2.0	-	Vcc	Vdc
Input Low Voltage	VIL	V _{SS} -0.3	-	V _{SS} + 0.8	Vdc
Input Leakage Current R/W,CS0,CS1,CS2,Ena (Vin = 0 to 5.25 Vdc)	ble lin	-	1.0	2.5	μAdd
Three-State (Off State) Input Current D0- (Vin = 0.4 to 2.4 Vdc)	D7 TSI	-	2.0	10	μAd
Output High Voltage D0- (I Load = -205 µAdc, Enable Pulse Width <25 µs) (I Load = -100 µAdc, Enable Pulse Width <25 µs) Tx Data, Ř	_	V _{SS} + 2.4 V _{SS} + 2.4	- -	_	Vdo
Output Low Voltage (I _{Load} = 1.6 mAdc, Enable Pulse Width <25 μs)	VOL	-	-	V _{SS} + 0.4	Vd
	ROJ LOH	-	1.0	10	μAd
Power Dissipation	PD	-	300	525	m۷
Input Capacitance (Vin = 0, T _A = 25°C, f = 1.0 MHz) E, Tx Clk, Rx Clk, R/W, RS, Rx Data, CS0, CS1, CS2, CTS, D		-	10 7.0	12.5 7.5	pF
Output Capacitance RTS, Tx D	ata C _{out}	-	-	10 5.0	ρF
Minimum Clock Pulse Width, Low (Figure 1) ÷16, ÷64 Mo	des PWCL	600	_	-	ns
Minimum Clock Pulse Width, High (Figure 2) ÷16, ÷64 Mo	des PWCH	600	-	-	ns
1 Mo Clock Frequency			-	500 800	kH.
Clock-to-Data Delay for Transmitter (Figure 3)		<u> </u>	_	1.0	μς
Receive Data Setup Time (Figure 4) ÷1 Mo	ode trosu	500	-	-	ns
Receive Data Hold Time (Figure 5) ÷1 Mi	ode tRDH	500		- 1	ns
Interrupt Request Release Time (Figure 6)		-	-	1.2	'n2
Request-to-Send Delay Time (Figure 6)	tRTS		-	1.0	μς
Input Transition Times (Except Enable)	t _r ,t _f	_	_	1.0*	μς

^{*1.0} µs or 10% of the pulse width, whichever is smaller.

BUS TIMING CHARACTERISTICS

READ (Figures 7 and 9)

Characteristic	Symbol t _{cyc} E	Min 1.0	Typ -	Max -	Unit µs
Enable Cycle Time					
Enable Pulse Width, High	PWEH	0.45	-	25	μs
Enable Pulse Width, Low	PWEL	0.43	_	T -	μς
Setup Time, Address and R/W valid to Enable positive transition	t _{AS}	160	-	T -	ns
Data Delay Time	tDDR	-	-	320	ns
Data Hold Time	tH	10	-	-	ns
Address Hold Time	t _A H	10	-	 	ns
Rise and Fall Time for Enable input	ter, tef	_		25	ns
WRITE (Figure 8 and 9)					
Enable Cycle Time	tcycE	1.0	T -		μs
Enable Pulse Width, High	PWEH	0.45	-	25	μs
Enable Pulse Width, Low	PWEL	0.43	-	<u> </u>	μ5
Setup Time, Address and R/W valid to Enable positive transition	t _{AS}	160	T -	-	ns
Data Setup Time	tDSW	195	T -	 	ns
Data Hold Time	tH.	10	-	-	ns
Address Hold Time	t _A H	10	-		ns
Rise and Fall Time for Enable input	ter, tef	_	-	25	ns



FIGURE 1 ~ CLOCK PULSE WIDTH, LOW-STATE




FIGURE 3 - TRANSMIT DATA OUTPUT DELAY




FIGURE 5 - RECEIVE DATA HOLD TIME (÷1 Mode)




FIGURE 7 – BUS READ TIMING CHARACTERISTICS
(Read information from ACIA)




FIGURE 2 - CLOCK PULSE WIDTH, HIGH-STATE




FIGURE 4 + RECEIVE DATA SETUP TIME (÷1 Mode)




FIGURE 6 - REQUEST-TO-SEND DELAY AND INTERRUPT-REQUEST RELEASE TIMES







FIGURE 8 – BUS WRITE TIMING CHARACTERISTICS
(Write information into ACIA)



A





DEVICE OPERATION

At the bus interface, the ACIA appears as two addressable memory locations. Internally, there are four registers: two read-only and two write-only registers. The read-only

registers are Status and Receive Data; the write-only registers are Control and Transmit Data. The serial interface consists of serial input and output lines with independent clocks, and three peripheral/modem control lines.



POWER ON/MASTER RESET

The master reset (CR0, CR1) should be set during system initialization to insure the reset condition and prepare for programming the ACIA functional configuration when the communications channel is required. Control bits CR5 and CR6 should also be programmed to define the state of RTS whenever master reset is utilized. The ACIA also contains internal power-on reset logic to detect the power line turn on transition and hold the chip in a reset state to prevent erroneous output transitions prior to initialization. This circuitry depends on clean power turn-on transitions. The power-on reset is released by means of the bus-programmed master reset which must be applied prior to operating the ACIA. After master resetting the ACIA, the programmable Control Register can be set for a number of options such as variable clock divider ratios, variable word length, one or two stop bits, parity (even, odd, or none), etc.

TRANSMIT

A typical transmitting sequence consists of reading the ACIA Status Register either as a result of an interrupt or in the ACIA's turn in a polling sequence. A character may be written into the Transmit Data Register if the status read operation has indicated that the Transmit Data Register is empty. This character is transferred to a Shift Register where it is serialized and transmitted from the Transmit Data output preceded by a start bit and followed by one or two stop bits. Internal parity (odd or even) can be optionally added to the character and will occur between the last data bit and the first stop bit. After the first character is written in the Data Register. the Status Register can be read again to check for a Transmit Data Register Empty condition and current peripheral status. If the register is empty, another character can be loaded for transmission even though the first character is in the process of being transmitted (because of double buffering). The second character will be automatically transferred into the Shift Register when the first character transmission is completed. This sequence continues until all the characters have been transmitted.

RECEIVE

Data is received from a peripheral by means of the Receive Data input. A divide-by-one clock ratio is provided for an externally synchronized clock (to its data) while the divide-by-16 and 64 ratios are provided for internal synchronization. Bit synchronization in the divide-by-16 and 64 modes is initiated by the detection of the leading mark-to-space transition of the start bit. False start bit deletion capability insures that a full half bit of a start bit has been received before the internal clock is synchronized to the bit time. As a character is being received, parity (odd or even) will be checked and the error indication will be available in the Status Register along with framing error, overrun error, and Receive Data Register full. In a typical receiving sequence, the Status Register is read to determine if a character has been re-

ceived from a peripheral. If the Receiver Data Register is full, the character is placed on the 8-bit ACIA bus when a Read Data command is received from the MPU. When parity has been selected for an 8-bit word (7 bits plus parity), the receiver strips the parity bit (D7 = 0) so that data alone is transferred to the MPU. This feature reduces MPU programming. The Status Register can continue to be read again to determine when another character is available in the Receive Data Register. The receiver is also double buffered so that a character can be read from the data register as another character is being received in the shift register. The above sequence continues until all characters have been received.

INPUT/OUTPUT FUNCTIONS

ACIA INTERFACE SIGNALS FOR MPU

The ACIA interfaces to the MC6800 MPU with an 8-bit bi-directional data bus, three chip select lines, a register select line, an interrupt request line, read/write line, and enable line. These signals, in conjunction with the MC6800 VMA output, permit the MPU to have complete control over the ACIA.

ACIA Bi-Directional Data (D0-D7) — The bi-directional data lines (D0-D7) allow for data transfer between the ACIA and the MPU. The data bus output drivers are three-state devices that remain in the high-impedance (off) state except when the MPU performs an ACIA read operation.

ACIA Enable (E) — The Enable signal, E, is a high impedance TTL compatible input that enables the bus input output data buffers and clocks data to and from the ACIA. This signal will normally be a derivative of the MC6800 ¢2 Clock.

Read/Write (R/W) — The Read Write line is a high impedance input that is TTL compatible and is used to control the direction of data flow through the ACIA's input:output data bus interface. When Read/Write is high (MPU Read cycle), ACIA output drivers are turned on and a selected register is read. When it is low, the ACIA output drivers are turned off and the MPU writes into a selected register. Therefore, the Read/Write signal is used to select read-only or write-only registers within the ACIA.

Chip Select (CSO, CS1, CS2) — These three high impedance TTL compatible input lines are used to address the ACIA. The ACIA is selected when CSO and CS1 are high and CS2 is low. Transfers of data to and from the ACIA are then performed under the control of the Enable signal, Read/Write, and Register Select.

Register Select (RS) — The Register Select line is a high impedance input that is TTL compatible. A high level is used to select the Transmit/Receive Data Registers and a low level the Control/Status Registers. The Read/Write signal line is used in conjunction with Register Select to select the read-only or write-only register in each register pair.

Interrupt Request (IRQ) - Interrupt Request is a TTL compatible, open-drain (no internal pullup), active low



output that is used to interrupt the MPU. The IRQ output remains low as long as the cause of the interrupt is present and the appropriate interrupt enable within the ACIA is set. The IRQ status bit, when high, indicates the IRQ output is in the active state.

Interrupts result from conditions in both the transmitter and receiver sections of the ACIA. The transmitter section causes an interrupt when the Transmitter Interrupt Enabled condition is selected (CR5 · CR6), and the Transmit Data Register Empty (TDRE) status bit is high. The TDRE status bit indicates the current status of the Transmitter Data Register except when inhibited by Clear-to-Send (CTS) being high or the ACIA being maintained in the Reset condition. The interrupt is cleared by writing data into the Transmit Data Register. The interrupt is masked by disabling the Transmitter Interrupt via CR5 or CR6 or by the loss of CTS which inhibits the TDRE status bit. The Receiver section causes an interrupt when the Receiver Interrupt Enable is set and the Receive Data Register Full (RDRF) status bit is high, an Overrun has occurred, or Data Carrier Detect (DCD) has gone high. An interrupt resulting from the RDRF status bit can be cleared by reading data or resetting the ACIA. Interrupts caused by Overrun or loss of DCD are cleared by reading the status register after the error condition has occurred and then reading the Receive Data Register or resetting the ACIA. The receiver interrupt is masked by resetting the Receiver Interrupt Enable.

CLOCK INPUTS

Separate high impedance TTL compatible inputs are provided for clocking of transmitted and received data. Clock frequencies of 1, 16 or 64 times the data rate may be selected.

Transmit Clock (Tx Clk) — The Transmit Clock input is used for the clocking of transmitted data. The transmitter initiates data on the negative transition of the clock.

Receive Clock (Rx Clk) — The Receive Clock input is used for synchronization of received data. (In the \div 1 mode, the clock and data must be synchronized externally.) The receiver samples the data on the positive transition of the clock.

SERIAL INPUT/OUTPUT LINES

Receive Data (Rx Data) — The Receive Data line is a high impedance TTL compatible input through which data is received in a serial format. Synchronization with a clock for detection of data is accomplished internally when clock rates of 16 or 64 times the bit rate are used. Data rates are in the range of 0 to 500 kbps when external synchronization is utilized.

Transmit Data (Tx Data) — The Transmit Data output line transfers serial data to a modem or other peripheral. Data rates are in the range of 0 to 500 kbps when external synchronization is utilized.

PERIPHERAL/MODEM CONTROL

The ACIA includes several functions that permit limited

control of a peripheral or modem. The functions included are Clear-to-Send, Request-to-Send and Data Carrier Detect.

Clear-to-Send (CTS) — This high impedance TTL compatible input provides automatic control of the transmitting end of a communications link via the modem Clear-to-Send active low output by inhibiting the Transmit Data Register Empty (TDRE) status bit.

Request-to-Send (RTS) — The Request-to-Send output enables the MPU to control a peripheral or modern via the data bus. The RTS output corresponds to the state of the Control Register bits CR5 and CR6. When CR6 = 0 or both CR5 and CR6 = 1, the RTS output is low (the active state). This output can also be used for \overline{Data} Terminal Ready (\overline{DTR}).

Data Carrier Detect (DCD) — This high impedance TTL compatible input provides automatic control, such as in the receiving end of a communications link by means of a modem Data Carrier Detect output. The DCD input inhibits and initializes the receiver section of the ACIA when high. A low to high transition of the Data Carrier Detect initiates an interrupt to the MPU to indicate the occurrence of a loss of carrier when the Receive Interrupt Enable bit is set.

ACIA REGISTERS

The expanded block diagram for the ACIA indicates the internal registers on the chip that are used for the status, control, receiving, and transmitting of data. The content of each of the registers is summarized in Table 1.

TRANSMIT DATA REGISTER (TDR)

Data is written in the Transmit Data Register during the negative transition of the enable (E) when the ACIA has been addressed and RS + $\overline{R/W}$ is selected. Writing data into the register causes the Transmit Data Register Empty bit in the Status Register to go low. Data can then be transmitted. If the transmitter is idling and no character is being transmitted, then the transfer will take place within one bit time of the trailing edge of the Write command. If a character is being transmitted, the new data character will commence as soon as the previous character is complete. The transfer of data causes the Transmit Data Register Empty (TDRE) bit to indicate empty.

RECEIVE DATA REGISTER (RDR)

Data is automatically transferred to the empty Receive Data Register (RDR) from the receiver deserializer (a shift register) upon receiving a complete character. This event causes the Receive Data Register Full bit (RDRF) in the status buffer to go high (full). Data may then be read through the bus by addressing the ACIA and selecting the Receive Data Register with RS and R/W high when the ACIA is enabled. The non-destructive read cycle causes the RDRF bit to be cleared to empty although



TABLE 1 - DEFINITION OF ACIA REGISTER CONTENTS

	Buffer Address						
Data Bus Line Number	RS • R/W Transmit Data Register	RS • R/W Receive Data Register	RS • R/W Control Register	RS • R/W Status Register			
	(Write Only)	(Read Only)	(Write Only)	(Read Only)			
0	Data Bit 0*	Data Bit 0	Counter Divide Select 1 (CR0)	Receive Data Register Full (RDRF)			
1	Data Bit 1	Data Bit 1	Counter Divide Select 2 (CR1)	Transmit Data Register Empty (TORE)			
2	Data Bit 2	Data Bit 2	Word Select 1 (CR2)	Data Carrier Detect			
3	Data Bit 3	Data Bit 3	Word Select 2 (CR3)	Clear to Send			
4	Oata Bit 4	Data Bit 4	Word Select 3 (CR4)	Framing Error (FE)			
5	Data Bit 5	Data Bit 5	Transinit Control 1 (CR5)	Receiver Overrun			
6	Data Bit 6	Data Bit 6	Transmit Control 2 (CR6)	Parity Error (PE)			
7	Data Bit 7***	Data Bit 7**	Receive Interrupt Enable (CR7)	Interrupt Request			

- * Leading bit * LSB * 8it 0
- ** Data bit will be zero in 7 bit plus parity modes.
 *** Data bit is "don't care" in 7 bit plus parity modes.

the data is retained in the RDR. The status is maintained by RDRF as to whether or not the data is current. When the Receive Data Register is full, the automatic transfer of data from the Receiver Shift Register to the Data Register is inhibited and the RDR contents remain valid with its current status stored in the Status Register.

CONTROL REGISTER

The ACIA Control Register consists of eight bits of write-only buffer that are selected when RS and R/W are low. This register controls the function of the receiver, transmitter, interrupt enables, and the Request-to-Send peripheral/modem control output.

Counter Divide Select Bits (CRO and CR1) — The Counter Divide Select Bits (CRO and CR1) determine the divide ratios utilized in both the transmitter and receiver sections of the ACIA. Additionally, these bits are used to provide a master reset for the ACIA which clears the Status Register (except for external conditions on CTS and DCD) and initializes both the receiver and transmitter. Master reset does not affect other Control Register bits. Note that after power-on or a power fail/restart, these bits must be set high to reset the ACIA. After reseting, the clock divide ratio may be selected. These counter select bits provide for the following clock divide ratios:

CR0	CR1
0	0
1 1	0
0	1
1	1
	0

Word Select Bits (CR2, CR3, and CR4) - The Word

Select bits are used to select word length, parity, and the number of stop bits. The encoding format is as follows:

CR4	CR3	CR2	Function
0	0	0	7 Bits + Even Parity + 2 Stop Bits
	0	1	7 Bits + Odd Parity + 2 Stop Bits
0	1	0	7 Bits + Even Parity + 1 Stop Bit
)	1	1	7 Bits + Odd Parity + 1 Stop Bit
	0	0	8 Bits + 2 Stop Bits
1	0	1	8 Bits + 1 Stop Bit
	1	0	8 Bits + Even Parity + 1 Stop Bit
1	1	1	8 Bits + Odd Parity + 1 Stop Bit

Word length, Parity Select, and Stop Bit changes are not buffered and therefore become effective immediately.

Transmitter Control Bits (CR5 and CR6) — Two Transmitter Control bits provide for the control of the interrupt from the Transmit Data Register Empty condition, the Request-to-Send (RTS) output, and the transmission of a Break level (space). The following encoding format is used:

CR6	CR5	Function
0	0	RTS = low, Transmitting Interrupt Disabled.
0	1	ATS = low, Transmitting Interrupt Enabled.
1	0	RTS = high, Transmitting Interrupt Disabled.
1	1	RTS = low, Transmits a Break level on the
		Transmit Data Output. Transmitting
		Interrupt Disabled.

Receive Interrupt Enable Bit (CR7) — The following interrupts will be enabled by a high level in bit position 7 of the Control Register (CR7): Receive Data Register Full, Overrun, or a low to high transistion on the Data Carrier Detect (DCD) signal line.



STATUS REGISTER

Information on the status of the ACIA is available to the MPU by reading the ACIA Status Register. This read-only register is selected when RS is low and R/W is high. Information stored in this register indicates the status of the Transmit Data Register, the Receive Data Register and error logic, and the peripheral/modem status inputs of the ACIA.

Receive Data Register Full (RDRF), Bit 0 — Receive Data Register Full indicates that received data has been transferred to the Receive Data Register. RDRF is cleared after an MPU read of the Receive Data Register or by a master reset. The cleared or empty state indicates that the contents of the Receive Data Register are not current. Data Carrier Detect being high also causes RDRF to indicate empty.

Transmit Data Register Empty (TDRE), Bit 1 – The Transmit Data Register Empty bit being set high indicates that the Transmit Data Register contents have been transferred and that new data may be entered. The low state indicates that the register is full and that transmission of a new character has not begun since the last write data command.

Data Carrier Detect (DCD), Bit 2 — The Data Carrier Detect bit will be high when the DCD input from a modern has gone high to indicate that a carrier is not present. This bit going high causes an Interrupt Request to be generated when the Receive Interrupt Enable is set. It remains high after the DCD input is returned low until cleared by first reading the Status Register and then the Data Register or until a master reset occurs. If the DCD input remains high after read status and read data or master reset has occurred, the interrupt is cleared, the DCD status bit remains high and will follow the DCD input.

Clear-to-Send (CTS), Bit 3 — The Clear-to-Send bit indicates the state of the Clear-to-Send input from a modem. A low CTS indicates that there is a Clear-to-Send from the modem. In the high state, the Transmit Data Register Empty bit is inhibited and the Clear-to-Send status bit will be high. Master reset does not affect the


Clear-to-Send Status bit.

Framing Error (FE), Bit 4 — Framing error indicates that the received character is improperly framed by a start and a stop bit and is detected by the absence of the 1st stop bit. This error indicates a synchronization error, faulty transmission, or a break condition. The framing error flag is set or reset during the receive data transfer time. Therefore, this error indicator is present throughout the time that the associated character is available.

Receiver Overrun (OVRN), Bit 5 — Overrun is an error flag that indicates that one or more characters in the data stream were lost. That is, a character or a number of characters were received but not read from the Receive Data Register (RDR) prior to subsequent characters being received. The overrun condition begins at the midpoint of the last bit of the second character received in succession without a read of the RDR having occurred. The Overrun does not occur in the Status Register until the valid character prior to Overrun has been read. The RDRF bit remains set until the Overrun is reset. Character synchronization is maintained during the Overrun condition. The Overrun indication is reset after the reading of data from the Receive Data Register or by a Master Reset.

Parity Error (PE), Bit 6 — The parity error flag indicates that the number of highs (ones) in the character does not agree with the preselected odd or even parity. Odd parity is defined to be when the total number of ones is odd. The parity error indication will be present as long as the data character is in the RDR. If no parity is selected, then both the transmitter parity generator output and the receiver parity check results are inhibited.

Interrupt Request (IRQ), Bit 7 — The IRQ bit indicates the state of the \overline{IRQ} output. Any interrupt condition with its applicable enable will be indicated in this status bit. Anytime the \overline{IRQ} output is low the IRQ bit will be high to indicate the interrupt or service request status. IRQ is cleared by a read operation to the Receive Data Register or a write operation to the Transmit Data Register.







(0 to 70°C; L or P Suffix)

MCM6810AC

(-40 to 85°C; L Suffix only)

128 X 8-BIT STATIC RANDOM ACCESS MEMORY

The MCM6810 is a byte-organized memory designed for use in bus-organized systems. It is fabricated with N-channel silicon-gate technology. For ease of use, the device operates from a single power supply, has compatibility with TTL and DTL, and needs no clocks or refreshing because of static operation.

The memory is compatible with the M6800 Microcomputer Family, providing random storage in byte increments. Memory expansion is provided through multiple Chip Select inputs.

- Organized as 128 Bytes of 8 Bits
- Static Operation
- Bi-Directional Three-State Data Input/Output
- Six Chip Select Inputs (Four Active Low, Two Active High)
- Single 5-Volt Power Supply
- TTL Compatible
- Maximum Access Time = 350 ns MCM6810AL 1
 450 ns MCM6810AL

ABSOLUTE MAXIMUM RATINGS (See Note 1)


Rating	Symbol	Value	Unit
Supply Voltage	Уcc	-0.3 to +7.0	Vdc
Input Voltage	Vin	-0.3 to +7.0	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

NOTE 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.


MOS

(N-CHANNEL, SILICON-GATE)

128 X 8-BIT STATIC
RANDOM ACCESS MEMORY



PIN ASSIGNMENT 1 Gnd O VCC 24 2 00 A0 23 A1 22 3 001 4 0 02 A2 21 5 🗖 03 A3 20 6 04 A4 19 7 🗖 05 A5 18 3 06 A6 17 9 07 R/W 16 CS5 15 10 E CS0 11 CS1 CS4 14 12 E CS2 CS3 13



DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	Vdc
Input High Voltage	VIH	2.0	-	5.25	Vdc
Input Low Voltage	VIL	-0.3	_	0.8	Vdc

DC CHARACTERISTICS


Characteristic	Symbol	Min	Тур	Max	Unit
Input Current (A _n , R/W, CS _n , \overline{CS}_n) (V _{in} = 0 to 5.25 V)	l _{in}	-	-	2.5	μAdc
Output High Voltage (IOH = -205 µA)	VOH	2.4	-	-	Vdc
Output Low Voltage (IOL = 1.6 mA)	VOL	-	_	0.4	Vdc
Output Leakage Current (Three-State) (CS = 0.8 V or $\overline{\text{CS}}$ = 2.0 V, V _{out} = 0.4 V to 2.4 V)	¹LO	-	-	10	μAdc
Supply Current ($V_{CC} = 5.25 \text{ V}$, all other pins grounded, $T_A = 0^{\circ}\text{C}$) MCM6810AL MCM6810AL1	'cc	-	-	70 80	mAdc

CAPACITANCE (f = 1.0 MHz, $T_A = 25^{\circ}$ C, periodically sampled rather than 100% tested.)

Characteristic	Symbol	Max	Unit
Input Capacitance	C _{in}	7.5	pF
Output Capacitance	Cout	12.5	pF

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

BLOCK DIAGRAM






AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature unless otherwise noted.)

FIGURE 1 - AC TEST LOAD




AC TEST CONDITIONS

Condition	Value
Input Pulse Levels	0.8 V to 2.0 V
Input Rise and Fall Times	20 ns
Output Load	See Figure 1

READ CYCLE

		MCM6810AL		MCM6810AL1		
Characteristic	Symbol	Min	Max	Min	Max	Unit
Read Cycle Time	tcvc(R)	450	-	350	-	ns
Access Time	tacc	-	450	-	350	ns
Address Setup Time	^t AS	20	-	20	-	ns
Address Hold Time	tAH.	0	-	0	-	ns
Data Delay Time (Read)	tDDR	_	230	-	180	ns
Read to Select Delay Time	trcs	0	-	0	-	ns
Data Hold from Address	AHQ1	10		10	-	ns
Output Hold Time	ťН	10		10	_	ns
Data Hold from Write	WHQ1	10 .	80	10	60	ns






WRITE CYCLE MCM6810AL1 MCM6810AL Min Max Min Max Unit Characteristic Symbol 450 350 Write Cycle Time ns tcyc(W) 20 Address Setup Time 20 ns LAS 0 Address Hold Time 0 ns tAH Chip Select Pulse Width ъсs 300 250 ns Write to Chip Select Delay Time twcs 0 _ 0 ns Data Setup Time (Write) 190 150 ns ^tDSW Input Hold Time 10 10 ŧΗ ns

Address 2.0 V 0.8 V CS 2.0 V 0.8 V 2.0 V 0.8 V CS 2.0 V 0.8 V 1 CS 1 CS 1 AH 1 CS 1 C



Note: CS and $\overline{\text{CS}}$ can be enabled for consecutive write cycles provided. R/W is strobed to V $_{IH}$ before or coincident with the Address change, and remains high for time t_{AS} .



See Page 165 for Plastic Package dimensions.

	MILLIN	METERS	INC	HES	
OIM	MIN	MAX	MIN	MAX	
Α	29.97	30.99	1.180	1.220	
В	14.88	15.62	0.585	0.615	
С	3.05	4.19	0.120	0.165	
0	0.38	0.53	0.015	0.021	
F	0.76	1.40	0.030	0.055	
G	2.54	BSC	0.100 BSC		
Н	0.76	1.78	0.030	0.070	
J	0.20	0.30	0.008	0.012	
K	2.54	4.19	0.100	0.165	
L	14.88	15.37	0.585	0.605	
M	~	100	-	100	
N	0.51	1.52	0.020	0.060	







Advance Information

1024 X 8-BIT READ ONLY MEMORY

The MCM6830A is a mask-programmable byte-organized memory designed for use in bus-organized systems. It is fabricated with N-channel silicon-gate technology. For ease of use, the device operates from a single power supply, has compatibility with TTL and DTL, and needs no clocks or refreshing because of static operation.

The memory is compatible with the M6800 Microcomputer Family, providing read only storage in byte increments. Memory expansion is provided through multiple Chip Select inputs. The active level of the Chip Select inputs and the memory. London defined by the customer.

- Organized as 1024 Bytes of 8 Bits
- Static Operation
- Three-State Data Output
- Four Chip Select Inputs (Programmable)
- Single 5-Volt Power Supply
- TTL Compatible
- Maximum Access Time = 500 ns

ABSOLUTE MAXIMUM RATINGS (See Note 1)

Rating	Symbol	Value	Unit	
Supply Voltage	Vcc	-0.3 to +7.0	Vdc	
Input Voltage	V _{in}	-0.3 to +7.0	Vdc	
Operating Temperature Range	TΑ	0 to +70	°C	
Storage Temperature Range	T _{sta}	-65 to +150	°c	


NOTE 1 Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

MCM6830A

MOS

(N-CHANNEL, SILICON-GATE)


1024 X 8-BIT READ ONLY MEMORY



NOT SHOWN:

PLASTIC PACKAGE CASE 709

F	'IN ASSIGNI	MENT
1 C 2 C 3 C 4 C 5 C 6 C	O Gnd D0 D1	A0 24 A1 23 A2 22 A3 21 A4 20 A5 19 A6 18
8 G 9 G 10 G 11 G	CS0 CS1	A7 17 A8 0 16 A9 0 15 CS3 0 14 CS2 0 13



This is advance information and specifications are subject to change without notice.

MCM6830A

DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	Vdc
Input High Voltage	VIH	2.0	-	5.25	Vdc
Input Low Voltage	VIL	-0.3	-	0.8	Vdc


DC CHARACTERISTICS

Cheracteristic	Symbol	Min	Тур	Max	Unit
Input Current (V _{in} = 0 to 5.25 V)	l iu	-	-	2.5	μAdc
Output High Voltage (IOH = -2054A)	Voн	2.4	-	-	Vdc
Output Low Voltage (I _{OL} = 1.6 mA)	VOL	<u>-</u>	-	0.4	Vdc
Output Leakage Current (Three-State) (CS = 0.8 V or CS = 2.0 V, V _{out} = 0.4 V to 2.4 V)	¹ LO		-	10	μAdc
Supply Current (V _{CC} = 5.25 V, T _A = 0 ^o C)	¹cc	-	-	130	mAdc

CAPACITANCE (f = 1.0 MHz, $T_A = 25^{\circ}C$, periodically sampled rather than 100% tested.)

Characteristic	Symbol	Max	Unit
Input Capacitance	C _{in}	7.5	ρF
Output Capacitance	Cout	12.5	ρF

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.





MCM6830A


AC OPERATING CONDITIONS AND CHARACTERISTICS


(Full operating voltage and temperature unless otherwise noted.)


(All timing with $t_r = t_f = 20 \text{ ns}$, Load of Figure 1)

TIMING DIAGRAM

Characteristic	Symbol	Min	Max	Unit
Cycle Time	tcyc	500	-	ns
Access Time	tacc	-	500	ns
Data Delay Time (Read)	tDDR		300	ns
Data Hold from Address	tDHA	10	_	ns
Data Hold from Deselection	tH	10	150	ns







MC	·M	683	mΔ	٠

CUSTOM PROGRAMMING

By the programming of a single photomask for the MCM6830A, the customer may specify the content of the memory and the method of enabling the outputs.

Information on the general options of the MCM6830A should be submitted on an Organizational Data form such as that shown in Figure 3.

Information for custom memory content may be sent to Motorola in one of two forms (shown in order of preference):

- 1. Paper tape output of the Motorola M6800 Software.
- 2. Hexadecimal coding using IBM Punch Cards.

PAPER TAPE

Included in the software packages developed for the M6800 Micromputer Family is the ability to produce a paper tape output for computerized mask generation. The assembler directives are used to control allocation of memory, to assign values for stored data, and for controlling the assembly process. The paper tape must specify the full 1024 bytes.

Note: Motorola can accept magnetic tape and truth table table formats. For further information, contact your local Motorola sales representative.

FIGURE 2 - BINARY TO HEXADECIMAL CONVERSION

	Binary Data				
0	0	0	0	0	
0	0	0	1	1	
0	0	1	0	2	
0	0	1	1	3	
0	1	0	0	4	
0	1	0	1	5	
0	1	1	0	6	
0	1	1	1	7	
1	0	0	0	8	
1	0	0	1	9	
1	0	1	0	A	
1	0	1	1	В	
1	1	0	0	С	
1	1	0	1	D	
1	1	1	0	E	
1	1	1	1	F	

IBM PUNCH CARDS

The hexadecimal equivalent (from Figure 2) may be placed on 80 column IBM punch cards as follows: Step Column

- 1 12 Byte "0" Hexadecimal equivalent for outputs D7 thru D4 (D7 = M.S.B.)
- 2 13 Byte "0" Hexadecimal equivalent for outputs D3 thru D0 (D3 = M.S.B.)
- 3 14-75 Alternate steps 1 and 2 for consecutive bytes.
- 4 77-78 Card number (starting 01)
- 5 79-80 Total number of cards (32)

FIGURE 3 - FORMAT FOR PROGRAMMING GENERAL OPTIONS

		RGANIZATIONAL		
Customer:			М	lotorola Use Only:
Company				Storold Osc Only.
Part No.			Quote:	
1 al (140			Part No.:	
Originator				
Phone I	No		Specif. No.:	
Enable Options:				
		1	0	1 is most positive
	CS0			0 is most negative
	CS1			
	CS2			
	CS3			







MCM6832

Advance Information

2048 x 8-BIT READ ONLY MEMORY

The MCM6832 is a mask-programmable byte-organized memory designed for use in bus-organized systems. It is fabricated with N-channel metal-gate technology. For ease of use, the device is compatible with TTL and DTL, and needs no clocks or refreshing because of static operation.

The memory is compatible with the M6800 Microcomputer Family, providing read only storage in byte increments. Memory expansion is provided through a Chip Select input. The active level of the Chip Select input and the memory content are defined by the customer.

- Organized as 2048 Bytes of 8 Bits
- Static Operation
- Three-State Data Output
- · Programmable Chip Select
- TTL Compatible
- Maximum Access Time = 500 ns

ABSOLUTE MAXIMUM RATINGS1 (Referenced to VSS)


Rating	Symbol	Value	Unit
Supply Voltages	V _{DD} V _{CC} V _{BB}	-0.3 to +15 -0.3 to +6.0 -10 to +0.3	Vdc
Address/Control Input Voltage	Vin	-0.3 to +15	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C

Note 1: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

MOS


(N-CHANNEL, LOW THRESHOLD)

2048 x 8-BIT READ ONLY MEMORY



PLASTIC PACKAGE CASE 709

f	IN ASSIG	NMEN.	Ţ
1 0	°VBB	Уcc	24
2 0	A 10	۵a	23
з ф	CS	A9	22
4 d	D0	A8	221
5 d	D1	A7	20
6 0	D2	04	19
7 0	D3	D5	18
8 d	A0	D6	17
9 🗗	A1	D7	16
10 d	A2	A6	15
11 4	A3	A5	14
12 4	vss.	A4	13
l			



This is advance information and specifications are subject to change without notice.

MCM6832

DC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature range unless otherwise noted.)

RECOMMENDED DC OPERATING CONDITIONS (Referenced to V_{SS} = Ground)


Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{DD}	11.4	12	12.6	Vdc
	v _{cc}	4.75	5.0	5.25	Vdc
	∨ _{BB}	-5.25	-5.0	-4.75	Vdc
Input High Voltage (An, CS)	V _{1H}	3.0	-	Vcc	Vdc
Input Low Voltage (An, CS)	VIL	-0.3	-	0.8	Vdc

DC CHARACTERISTICS

Characteristic	Symbol	Min	Тур	Max	Unit
Input Leakage Current (A _n , CS) (V _{in} = 0 to 5.25 V)	1 _I n	-	-	10	μAdc
Output Leakage Current (Three-State) (VO = 0.4 V to -2.4 V, CS = 0.4 V or CS = 2.4 V.)	¹LO	-	-	10	μAdc
Output High Voltage (IOH = -100 µA)	VOH	3.7	-	vcc	Vdc
Output Low Voltage (IOL = 1.6 mA)	VOL	0	-	0.4	Vdc
Supply Current	QQ [†]	-	-	25	mAdc
(Chip Deselected or Selected)	¹cc	-	-	45	mAdc
	188		-	500	Adcین

CAPACITANCE (Periodically Sampled Rather Than 100% Tested.)

Characteristic	Symbol	Min	Түр	Max	Unit
Input Capacitance (f = 1 MHz)	Cin	-	5.0	7.5	pF
Output Capacitance (f = 1 MHz)	Cout	-	5.0	10	pF



MCM6832


AC CHARACTERISTICS


(Full operating voltage and temperature unless otherwise noted. All timing with $t_{\rm f}$ = $t_{\rm f}$ \leqslant 20 ns; Load = 1 TTL Gate (MC7400 Series) biased to draw 1.6 mA; CL = 130 pF.)


Characteristic	Symbol	Min	Typ*	Max	Unit
Address Access Time	tacc	-	320*	500	ns
Output Select Time	tos		175*	300	ns
Output Deselect Time	dOt	30	100*	150	ns

^{*}Typical values measured at 25°C and nominal supply voltages.

FIGURE 1 - AC TEST LOAD







	MILLIN	METERS	INCHES	
DIM	MIN	MAX	MIN	MAX
A	29.97	30.99	1.180	1.220
В	14.88	15.62	0.585	0.615
C	3.05	4.19	0.120	0.165
0	0.38	0.53	0.015	0.021
F	0.76	1.40	0.030	0.055
G	2.54	BSC	0.100	BSC
н	0.76	1.78	0.030	0.070
J	0.20	0.30	0.008	0.012
K	2.54	4.19	0.100	0.165
L	14.88	15.37	0.585	0.605
M	-	100	_	100
N	0.51	1.52	0.020	0.060



м			

CUSTOM PROGRAMMING

By the programming of a single photomask for the MCM6832, the customer may specify the content of the memory and the method of enabling the outputs.

Information on the general options of the MCM6832 should be submitted on an Organizational Data form such as that shown in Figure 4.

Information for custom memory content may be sent to Motorola in one of two forms (shown in order of preference):

- 1. Paper tape output of the Motorola M6800 Software.
- 2. Hexadecimal coding using IBM Punch Cards.

PAPER TAPE

Included in the software packages developed for the M6800 Microcomputer Family is the ability to produce a paper tape output for computerized mask generation. The assembler directives are used to control allocation of memory, to assign values for stored data, and for controlling the assembly process. The paper tape must specify the full 2048 bytes.

Note: Motorola can accept magnetic tape and truth table table formats. For further information, contact your local Motorola sales representative.

FIGURE 3 - BINARY TO HEXADECIMAL CONVERSION

MSB D7	D6	D5	LSB D4	Hexadecimal	
D3	D2	DI	DO	Character	
0	0	0	0	0	
0	0	0	1	1	
0	0	1	0	2	
0	0	1	1	3	ĺ
0	1	0	0	4	
0	1	0	1	5	
0	1	1	0	6	
0	1	1	1	7	
1	0	0	0	8	0 = VOL 1 = VOH
1	0	0	1	9	1 = VOH
1	0	1	0	A	
1	0	1	1	8	
1	1	0	0	С	
1	1	0	1	D	
1	1	1	0	E	
1	1	1	1	F	

IBM PUNCH CARDS

The hexadecimal equivalent (from Figure 3) may be placed on 80 column IBM punch cards as follows:

- Step Column
 - 12 Byte "0" Hexadecimal equivalent for outputs D7 thru D4 (D7 = M.S.B.)
- 2 13 Byte "0" Hexadecimal equivalent for outputs D3 thru D0 (D3 = M.S.B.)
- 3 14-75 Alternate steps 1 and 2 for consecutive bytes.
- 4 77-78 Card number (starting 01)
- 5 79-80 Total number of cards (64)

FIGURE 4 - FORMAT FOR PROGRAMMING GENERAL OPTIONS



POSITIVE POWERS OF 2

n	2 ⁿ	
0	1	
1	2	
2	4	
3 4	8	
5	16 32	
3	32	
6	64	
7	128	
8	256	
9	512	
10	1024	
11	2048	
12	4096	
13	8192	
14	16384	
15	32768	
40	,	
16	65536	•
17	13107 26214	2 4
18 19	52428	8
20	10485	76
	10-100	, 0
21	20971	52
22	41943	
23	83886	
24	16777	216
25	33554	432
26	67108	864
27	13421	7728
28	26843	
29	53687	
30	10737	41824

31

21474 83648 42949 67296



NEGATIVE POWERS OF 2

```
2<sup>-n</sup>
n
0
     1.0
1
     0.5
2
     0.25
3
     0.125
     0.0625
 4
     0.03125
 5
6
     0.01562 5
     0.00781
7
             25
 8
     0.00390 625
 9
     0.00195 3125
     0.00097 65625
10
     0.00048 82812 5
11
12
     0.00024 41406 25
     0.00012 20703
                   125
13
14
     0.00006 10351 5625
15
     0.00003 05175 78125
     0.00001 52587 89062 5
16
     0.00000 76293 94531 25
17
     0.00000 38146 97265 625
18
19
     0.00000 19073 48632 8125
     0.00000 09536 74316 40625
20
21
     0.00000 04768 37158 20312 5
22
     0.00000 02384 18579 10156
                                 25
23
     0.00000 01192 09289 55078
                                 125
24
     0.00000 00596 04644 77539
25
     0.00000 00298 02322 38769
                                 53125
                           19384
                                 76562 5
26
     0.00000 00149 01161
     0.00000 00074 50580 59692
                                 38281
                                        25
27
     0.00000 00037 25290 29846
                                 19140
28
29
     0.00000 00018 62645 14923
                                 09570
                                        3125
     0.00000 00009 31322 57461 54785
                                        15625
30
     0.00000 00004 65661 28730 77392 57812 5
31
```

0.00000 00002 32830 64365 38696 28906 25

32

POSITIVE POWERS OF 8

```
n 8"

0 1
1 8
2 64
3 512
4 409 6
5 327 68
6 262 144
7 209 715 2
8 167 772 16
```

POSITIVE POWERS OF 16

```
n 16<sup>n</sup>

0 1
1 16
2 256
3 409 6
4 655 36
5 104 857 6
6 167 772 16
7 268 435 456
8 429 496 729 6
```

NEGATIVE POWERS OF 16

```
n 16<sup>-n</sup>

0 1.0
1 0.062 5
2 0.003 906 25
3 0.000 244 140 625
4 0.000 015 258 789 062 5
```

·
Austra
~ -,
-
-
and the second s
-
-
- -